Gate driving circuit applied for 2d-3d signal setting

Patent metadata

Field	Value
Publication number	US-2016284294-A1
Application number	US-201414398739-A
Country	US
Kind code	A1
Filing date	Aug 14, 2014
Priority date	Jul 15, 2014
Publication date	Sep 29, 2016
Grant date	—

Abstract

The present invention provides a gate driving circuit applied for 2D-3D signal setting, comprising: a plurality of GOA units which are cascade connected, and a Nth GOA unit controls charge to a Nth horizontal scanning line G(n) in a display area, and the Nth GOA unit controls charge to a Nth horizontal scanning line G(n) in a display area, and the Nth GOA unit comprises a pull-up controlling part, a pull-up part, a transmission part, a first pull-down part, a bootstrap capacitor part, a pull-down holding part and a pull-up compensation part; on the basis of the gate driving circuit utilizing the present GOA skill, the present invention adds a pull-up compensation part to compensate the leakage gap existing in the 2D signal transmission to ensure that the voltage level of the gate signal point Q(N) will not descend in leakage gap period; by introducing an additional DC control signal source DC to control the activation and deactivation of the pull-up compensation part for activating it in 2D mode to realize compensation and deactivating it in 3D mode to prevent the influence to the 3D signal transmission. The pull-up compensation part can be effectively controlled.

First claim

What is claimed is:

1 . A gate driving circuit applied for 2D-3D signal setting, comprising: a plurality of gate driver on array units which are cascade connected, and a Nth gate driver on array unit controls charge to a Nth horizontal scanning line in a display area, and the Nth gate driver on array unit comprises a pull-up controlling part, a pull-up part, a transmission part, a first pull-down part, a bootstrap capacitor part, a pull-down holding part and a pull-up compensation part; the pull-up part, the first pull-down part, the pull-down holding part and the bootstrap capacitor part are respectively coupled to a gate signal point and the Nth horizontal scanning line, and the pull-up controlling part, the transmission part and the pull-up compensation part are respectively coupled to the gate signal point, and the pull-down holding part is inputted with a DC low voltage;
the pull-up controlling part comprises a first transistor, and the pull-up part comprises a second transistor, the transmission part comprises a third transistor, and the first pull-down part comprises a fourth transistor and a fifth transistor, and the bootstrap capacitor part comprises a capacitor; the first transistor comprises a first gate, a first source and a first drain, and the second transistor comprises a second gate, a second source and a second drain, and the third transistor comprises a third gate, a third source and a third drain, and the fourth transistor comprises a fourth gate, a fourth source and a fourth drain, and the fifth transistor comprises a fifth gate, a fifth source and a fifth drain; the first gate is inputted with a N−4th transmission signal, and the first drain is electrically coupled to a N−4th horizontal scanning line, and the first source is electrically coupled to gate signal point; the second gate is electrically coupled to the gate signal point, and the second drain is inputted with a mth high frequency clock, and the second source is electrically coupled to the Nth horizontal scanning line; the third gate is electrically coupled to the gate signal point, and the third drain is inputted with the mth high frequency clock, and the third source outputs a Nth transmission signal; the fourth gate is electrically coupled to the N+4th horizontal scanning line, and the fourth drain is electrically coupled to the Nth horizontal scanning line, and the fourth source is inputted with the DC low voltage; the fifth gate is electrically coupled to the N+4th horizontal scanning line, and the fifth drain is electrically coupled to the gate signal point, and the fifth source is inputted with the DC low voltage; an upper electrode plate of the capacitor is electrically coupled to the gate signal point and a lower electrode plate of the capacitor is electrically coupled to the Nth horizontal scanning line.

2 . The gate driving circuit applied for 2D-3D signal setting according to claim 1 , wherein a signal transmission way utilized by the gate driving circuit is that the N−4th horizontal scanning line transmits the signal to the Nth horizontal scanning line; an amount of the high frequency clocks are eight; all of the first transistor, the second transistor, the third transistor, the fourth transistor and the fifth transistor are thin film transistors.

3 . The gate driving circuit applied for 2D-3D signal setting according to claim 2 , wherein in 2D mode, two adjacent high frequency clocks are spaced a half pulse width apart.

4 . The gate driving circuit applied for 2D-3D signal setting according to claim 2 , wherein in 3D mode, phases of the 1th high frequency clock and the 2nd high frequency clock are the same, and the phases of the 3rd high frequency clock and the 4th high frequency clock are the same, phases of the 5th high frequency clock and the 6th high frequency clock are the same, and the phases of the 7th high frequency clock and the 8th high frequency clock are the same, and two adjacent high frequency clocks with different phases are spaced a half pulse width apart.

5 . The gate driving circuit applied for 2D-3D signal setting according to claim 1 , wherein the pull-up compensation part comprises a sixth transistor, and the sixth transistor comprises a sixth gate, a sixth source and a sixth drain, and the sixth gate is inputted with a m−2th high frequency clock, and the sixth drain is electrically coupled to a N−2th horizontal scanning line or a N−2th transmission signal, and the sixth source is employed as an output end of the pull-up compensation part to be electrically coupled to the gate signal point; a signal transmission way utilized by the gate driving circuit is that the N−4th horizontal scanning line transmits the signal to the Nth horizontal scanning line or that the N−4th transmission signal transmits the signal to the Nth transmission signal; the sixth transistor is a thin film transistor.

6 . The gate driving circuit applied for 2D-3D signal setting according to claim 1 , wherein the pull-up compensation part comprises a sixth transistor and a seventh transistor, and a DC control signal source is added; the sixth transistor comprises a sixth gate, a sixth source and a sixth drain, and the seventh transistor comprises a seventh gate, a seventh source and a seventh drain, and the sixth gate is inputted with a m−2th high frequency clock, and the sixth drain and the seventh source are electrically coupled to a first circuit point, and the first circuit point is an input end of the sixth transistor, and the sixth source is employed as an output end of the pull-up compensation part to be electrically coupled to the gate signal point, and the seventh gate is electrically coupled to the DC control signal source, and the seventh drain is electrically coupled to a N−2th horizontal scanning line or a N−2th transmission signal.

7 . The gate driving circuit applied for 2D-3D signal setting according to claim 6 , wherein the DC control signal source controls deactivation and activation of the pull-up compensation part, and in 2D mode, the DC control signal source provides a positive high voltage level to activate the pull-up compensation part, and in 3D mode, the DC control signal source provides a negative low voltage level to deactivate the pull-up compensation part.

8 . The gate driving circuit applied for 2D-3D signal setting according to claim 6 , wherein a signal transmission way utilized by the gate driving circuit is that the N−4th horizontal scanning line transmits the signal to the Nth horizontal scanning line or that the N−4th transmission signal transmits the signal to the Nth transmission signal; both the sixth transistor and the seventh transistor are thin film transistors.

9 . The gate driving circuit applied for 2D-3D signal setting according to claim 1 , wherein the pull-up compensation part comprises a sixth transistor and a seventh transistor, and a DC control signal source is added; the sixth transistor comprises a sixth gate, a sixth source and a sixth drain, and the seventh transistor comprises a seventh gate, a seventh source and a seventh drain; the sixth gate is electrically coupled to the DC control signal source, and the sixth drain and the seventh source are electrically coupled to a first circuit point, and the first circuit point is an input end of the sixth transistor, and the sixth source is employed as an output end of the pull-up compensation part to be electrically coupled to the gate signal point, and the seventh gate is inputted with a m−2th high frequency clock, and the seventh drain is electrically coupled to a N−2th horizontal scanning line or a N−2th transmission signal.

10 . The gate driving circuit applied for 2D-3D signal setting according to claim 9 , wherein the DC control signal s

Assignees

• Shenzhen China Star Optoelect

Inventors

• Dai Chao

Classifications

• G09G3/3677 Primary

  suitable for active matrices only · CPC title

• G09G2310/08

  Details of timing specific for flat panels, other than clock recovery · CPC title

• H04N13/0454

  Electricity · mapped topic

• G09G2300/04

  Structural and physical details of display devices · CPC title

• G09G3/3648 Primary

  using an active matrix (G09G3/367 - G09G3/3696 take precedence) · CPC title