Integrated circuit package apparatus deployed with antenna and method for manufacturing integrated circuit package apparatus

US11049823B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11049823-B2
Application numberUS-201816185869-A
CountryUS
Kind codeB2
Filing dateNov 9, 2018
Priority dateMay 13, 2016
Publication dateJun 29, 2021
Grant dateJun 29, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An integrated circuit package apparatus deployed with an antenna and a method for manufacturing an integrated circuit package apparatus, where the integrated circuit package apparatus includes a package substrate, an antenna, a chip, and a connection circuit. The package substrate includes at least one ground plane, the antenna is deployed on an external surface of one side of the package substrate and is located on one side of the at least one ground plane, the chip and the connection circuit are deployed on the other side of the at least one ground plane, where the antenna is isolated from the chip and the connection circuit using the at least one ground plane, and the antenna is coupled to the chip using the connection circuit and a first metal through hole in a thickness direction of the package substrate.

First claim

Opening claim text (preview).

What is claimed is: 1. An integrated circuit package apparatus, comprising: an antenna; a package substrate comprising at least one ground plane, wherein the package substrate comprises a plurality of conductive layers and a plurality of insulation layers that are alternately bonded together, wherein at least one conductive layer of the plurality of conductive layers is grounded to form the at least one ground plane, wherein the antenna is deployed on an external surface of a first side of the package substrate, and wherein the antenna is located on one side of the at least one ground plane; a chip, wherein a projection of the entire antenna extends in a two dimensional (2D) view towards the chip in a thickness direction entirely encompassing the chip in the 2D view; and a connection circuit, wherein the chip and the connection circuit are deployed on a second side of the at least one ground plane and are deployed inside the package substrate, wherein the antenna is isolated from the chip and the connection circuit using the at least one ground plane, and wherein the antenna is coupled to the chip using the connection circuit, and wherein an outer edge of the antenna is physically coupled to the chip using a first metal through hole in the thickness direction of the package substrate. 2. The integrated circuit package apparatus of claim 1 , wherein an anti-pad is deployed around the first metal through hole on each of the at least one ground plane, wherein the anti-pad encircles the first metal through hole, wherein the anti-pad is configured to form a gap between the at least one ground plane and the first metal through hole, and wherein the at least one ground plane is insulated from the first metal through hole. 3. The integrated circuit package apparatus of claim 2 , wherein the at least one ground plane comprises a plurality of ground planes, and wherein two adjacent ground planes in the plurality of ground planes are coupled using a second metal through hole in the thickness direction of the package substrate. 4. The integrated circuit package apparatus of claim 1 , wherein a ground clad copper is deployed on the external surface of the first side of the package substrate, and wherein a space exists between the ground clad copper and the antenna. 5. The integrated circuit package apparatus of claim 1 , wherein projection areas of the antenna, the chip, and the connection circuit in the thickness direction of the package substrate are located inside the at least one ground plane. 6. The integrated circuit package apparatus of claim 1 , wherein the at least one ground plane comprises a plurality of ground planes. 7. The integrated circuit package apparatus of claim 1 , wherein the integrated circuit package apparatus does not include a plastic package body. 8. An apparatus, comprising: an antenna; a package substrate comprising at least one ground plane, wherein the package substrate comprises a plurality of conductive layers and a plurality of insulation layers that are alternately bonded together, wherein at least one conductive layer of the plurality of conductive layers is grounded to form the at least one ground plane, wherein the antenna is deployed on an external surface of a first side of the package substrate, and wherein the antenna is located on one side of the at least one ground plane; a chip, wherein a projection of the entire antenna extends in a two dimensional (2D) view towards the chip in a thickness direction entirely encompassing the chip in the 2D view; and a connection circuit, wherein the chip and the connection circuit are deployed on a second side of the at least one ground plane and are deployed inside the package substrate, wherein the antenna is isolated from the chip and the connection circuit using the at least one ground plane, and wherein the antenna is coupled to the chip using the connection circuit, and wherein an outer edge of the antenna is physically coupled to the chip using a first metal through hole. 9. The apparatus of claim 8 , wherein an anti-pad is deployed around the first metal through hole on each of the at least one ground plane, wherein the anti-pad encircles the first metal through hole, wherein the anti-pad is configured to form a gap between the at least one ground plane and the first metal through hole, and wherein the at least one ground plane is insulated from the first metal through hole. 10. The apparatus of claim 9 , wherein the at least one ground plane comprises a plurality of ground planes, and wherein two adjacent ground planes in the plurality of ground planes are coupled using a second metal through hole in the thickness direction of the package substrate. 11. The apparatus of claim 8 , wherein a ground clad copper is deployed on the external surface of the first side of the package substrate, and wherein a space exists between the ground clad copper and the antenna. 12. The apparatus of claim 8 , wherein projection areas of the antenna, the chip, and the connection circuit in the thickness direction of the package substrate are located inside the at least one ground plane. 13. The apparatus of claim 8 , wherein the apparatus does not include a plastic package body. 14. The apparatus of claim 8 , wherein an anti-pad encircles the first metal through hole. 15. An apparatus, comprising: an antenna; a package substrate comprising at least one ground plane, wherein the package substrate comprises a plurality of conductive layers and a plurality of insulation layers that are alternately bonded together, wherein at least one conductive layer of the plurality of conductive layers is grounded to form the at least one ground plane, wherein the antenna is deployed on an external surface of a first side of the package substrate, and wherein the antenna is located on one side of the at least one ground plane; a non-antenna circuit, comprising: a chip, wherein a projection of the entire antenna extends in a two dimensional (2D) view towards the chip in a thickness direction entirely encompassing the chip in the 2D view; and a connection circuit, wherein the non-antenna circuit is deployed on a second side of the at least one ground plane and is deployed inside the package substrate, wherein the antenna is isolated from the chip and the connection circuit using the at least one ground plane, and wherein the antenna is coupled to the chip using the connection circuit, and wherein an outer edge of the antenna is physically coupled to the chip using a first metal through hole in the thickness direction. 16. The apparatus of claim 15 , wherein an anti-pad is deployed around the first metal through hole on each of the at least one ground plane, wherein the anti-pad encircles the first metal through hole, wherein the anti-pad is configured to form a gap between the at least one ground plane and the first metal through hole, and wherein the at least one ground plane is insulated from the first metal through hole. 17. The apparatus of claim 16 , wherein the at least one ground plane comprises a plurality of ground planes, and wherein two adjacent ground planes in the plurality of ground planes are coupled using a second metal through hole in the thickness direction of the package substrate. 18. The apparatus of claim 15 , wherein a ground clad copper is deployed on the external surface of the first side of the package substrate, and wherein a space exists between the ground clad copper and the antenna. 19. The apparatus of claim 15 , wherein projection areas of the antenna, the chip, and th

Assignees

Inventors

Classifications

  • for antennas · CPC title

  • Vertical interconnections, e.g. vias · CPC title

  • Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps · CPC title

  • Shapes or dispositions of interconnections · CPC title

  • protecting against electromagnetic or particle radiation, e.g. light, X-rays, gamma-rays or electrons · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11049823B2 cover?
An integrated circuit package apparatus deployed with an antenna and a method for manufacturing an integrated circuit package apparatus, where the integrated circuit package apparatus includes a package substrate, an antenna, a chip, and a connection circuit. The package substrate includes at least one ground plane, the antenna is deployed on an external surface of one side of the package subst…
Who is the assignee on this patent?
Huawei Tech Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10W44/20. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 29 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).