Techniques to engineer nanoscale patterned features using ions

US11043380B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11043380-B2
Application numberUS-201815978722-A
CountryUS
Kind codeB2
Filing dateMay 14, 2018
Priority dateJun 25, 2015
Publication dateJun 22, 2021
Grant dateJun 22, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of patterning a substrate. The method may include providing a surface feature on the substrate, the surface feature having a first dimension along a first direction within a substrate plane, and a second dimension along a second direction within the substrate plane, wherein the second direction is perpendicular to the first direction; and directing first ions in a first exposure to the surface feature along the first direction at a non-zero angle of incidence with respect to a perpendicular to the substrate plane, in a presence of a reactive ambient containing a reactive species; wherein the first exposure etches the surface feature along the first direction, wherein after the directing, the surface feature retains the second dimension along the second direction, and wherein the surface feature has a third dimension along the first direction different than the first dimension.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of patterning a substrate, comprising: providing a first layer disposed directly on a second layer in the substrate, the first layer comprising a set of holes, wherein the set of holes comprises an array of isolated trenches that are elongated along a first direction before the first exposure, and wherein the set of holes have a first spacing along the first direction between adjacent holes of the set of holes, the second layer being a continuous layer extending under a portion of the first layer and having an upper surface that is exposed within the holes in the first layer; and directing first ions in a first exposure to the first layer and the upper surface of the second layer along a trajectory, the trajectory forming a non-zero angle of incidence with respect to a perpendicular to a substrate plane, wherein the trajectory is aligned along a first direction within the plane of the substrate, the first exposure comprising a reactive ion etch, wherein the set of holes are selectively etched along the first direction with respect to a second direction, perpendicular to the first direction, and wherein, after the first exposure, the set of holes are characterized by a second spacing along the first direction, less than the first spacing. 2. The method of claim 1 , comprising: after the first exposure, performing an etch to transfer the set of holes into the second layer, wherein the etch takes place in a vertical direction along the perpendicular to the plane of the substrate. 3. The method of claim 1 , wherein the first ions form a ribbon beam having a long axis parallel to the second direction and a short axis parallel to the first direction. 4. The method of claim 1 , wherein the trajectory comprises a first trajectory, wherein the first exposure further comprises directing second ions to the surface feature along a second trajectory, opposite the first trajectory, at a non-zero angle of incidence with respect to the perpendicular. 5. The method of claim 1 , wherein the set of holes comprise a set of contact holes in a memory array. 6. The method of claim 1 , wherein the set of holes are not etched along the second direction. 7. The method of claim 1 , wherein the array of isolated trenches comprises a two dimensional array. 8. The method of claim 7 , wherein the array of trenches are not etched along the second direction. 9. The method of claim 7 , wherein the array of trenches comprises a first position before the first exposure, and a second position after the first exposure, shifted along the first direction with respect to the first position. 10. The method of claim 7 , wherein the trajectory comprises a first trajectory, wherein the first exposure further comprises directing second ions to the surface feature along a second trajectory, opposite the first trajectory, at a non-zero angle of incidence with respect to the perpendicular, wherein a position of the array of trenches is not shifted by the first exposure.

Assignees

Inventors

Classifications

  • characterised by the processes involved to create the masks · CPC title

  • characterised by the process involved to create the mask, e.g. lift-off masks or sidewalls or to modify the mask · CPC title

  • using processes for implementing desired shapes or dispositions of the openings, e.g. double patterning · CPC title

  • H10P76/204Primary

    of organic photoresist masks · CPC title

  • by chemical means · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11043380B2 cover?
A method of patterning a substrate. The method may include providing a surface feature on the substrate, the surface feature having a first dimension along a first direction within a substrate plane, and a second dimension along a second direction within the substrate plane, wherein the second direction is perpendicular to the first direction; and directing first ions in a first exposure to the…
Who is the assignee on this patent?
Varian Semiconductor Equipment Ass Inc
What technology area does this patent fall under?
Primary CPC classification H10P76/204. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 22 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).