Pixel circuit having a switching circuit, a shared circuit, a first sub-pixel circuit and a second sub-pixel circuit and driving method thereof, display panel
US-10679556-B2 · Jun 9, 2020 · US
US11037508B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-11037508-B1 |
| Application number | US-202016857369-A |
| Country | US |
| Kind code | B1 |
| Filing date | Apr 24, 2020 |
| Priority date | Nov 28, 2019 |
| Publication date | Jun 15, 2021 |
| Grant date | Jun 15, 2021 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present disclosure provides a pixel driving circuit, a display panel and methods for driving the same. The pixel driving circuit includes: at least two driving sub-circuits, each configured to generate driving current based on a compensated data signal; at least two light-emitting control sub-circuits coupled to the at least two driving sub-circuits respectively, each of the at least two light-emitting control sub-circuits is configured to output driving current generated by one of the at least two driving sub-circuit coupled thereto; a writing control sub-circuit electrically coupled to the at least two driving sub-circuits and a data writing sub-circuit; and the data writing sub-circuit configured to compensate for a data signal and write the compensated data signal into the at least two driving sub-circuits sequentially under control of the writing control sub-circuit.
Opening claim text (preview).
We claim: 1. A pixel driving circuit, comprising: at least two driving sub-circuits, each configured to generate driving current based on a compensated data signal; at least two light-emitting control sub-circuits coupled to the at least two driving sub-circuits respectively, each of the at least two light-emitting control sub-circuits is configured to output driving current generated by one of the at least two driving sub-circuits coupled thereto; a writing control sub-circuit electrically coupled to the at least two driving sub-circuits and a data writing sub-circuit; and the data writing sub-circuit configured to compensate for a data signal and write the compensated data signal into the at least two driving sub-circuits sequentially under control of the writing control sub-circuit, wherein the writing control sub-circuit comprises at least two switching sub-circuits electrically coupled to the at least two driving sub-circuits respectively, each switching sub-circuit is configured to receive a writing control signal and write the compensated data signal generated by the data writing sub-circuit into one of the at least two driving sub-circuit coupled thereto under control of the writing control signal, wherein each of the at least two driving sub-circuits comprises:a fifth transistor having a gate electrically coupled to one of the at least two switching sub-circuits, a first electrode electrically coupled to one of the at least two light-emitting control sub-circuits, and a second electrode electrically coupled to receive a first voltage; and a storage capacitor having a first terminal electrically coupled to the gate of the fifth transistor, and a second terminal electrically coupled to receive the first voltage, wherein each of the at least two light-emitting control sub-circuits comprises: a sixth transistor having a gate electrically coupled to receive a light-emitting control signal, a first electrode electrically coupled to output the driving current, and a second electrode electrically coupled to the first electrode of the fifth transistor; and a seventh transistor having a gate electrically couple to receive a second reset signal, a first electrode electrically coupled to receive a second initialization signal, and a second electrode electrically coupled to the first electrode of the sixth transistor. 2. The pixel driving circuit according to claim 1 , wherein the data writing sub-circuit comprises: a first transistor having a gate electrically coupled to receive a first reset signal, a first electrode electrically coupled to receive a first initialization signal, and a second electrode electrically coupled to a gate of a second transistor and a first electrode of the second transistor; the second transistor having a second electrode electrically coupled to a first electrode of a third transistor; and the third transistor having a gate electrically coupled to receive a scanning signal, and a second electrode electrically coupled to receive the data signal. 3. The pixel driving circuit according to claim 1 , wherein each of the at least two switching sub-circuits comprises: a fourth transistor having a gate electrically coupled to receive the writing control signal, a first electrode electrically coupled to the data writing sub-circuit to receive the compensated data signal, and a second electrode electrically coupled to one of the at least two driving sub-circuits. 4. The pixel driving circuit according to claim 2 , wherein a difference between a threshold voltage of the second transistor and a threshold voltage of a fifth transistor in each driving sub-circuit which is used as a driving transistor is within a preset first threshold range. 5. The pixel driving circuit according to claim 4 , wherein a difference between a temperature drift amount of the threshold voltage of the second transistor and a temperature drift amount of the threshold voltage of the fifth transistor in each driving sub-circuit is within a preset second threshold range. 6. The pixel driving circuit according to claim 4 , wherein an absolute value of the difference between the threshold voltage of the second transistor and the threshold voltage of the fifth transistor is less than or equal to 0.01V. 7. The pixel driving circuit according to claim 5 , wherein an absolute value of the difference between the temperature drift amount of the threshold voltage of the second transistor and the temperature drift amount of the threshold voltage of the fifth transistor is equal to or less than 0.01V. 8. The pixel driving circuit according to claim 1 , wherein the at least two driving sub-circuits comprise a first driving sub-circuit and a second driving sub-circuit, wherein the first driving sub-circuit is configured to generate first driving current based on the compensated data signal, and the second driving sub-circuit is configured to generate second driving current based on the compensated data signal; and the at least two light-emitting control sub-circuits comprise a first light-emitting control sub-circuit and a second light-emitting control sub-circuit, wherein the first light-emitting control sub-circuit is coupled to the first driving sub-circuit and is configured to output the first driving current generated by the first driving sub-circuit under control of a first light-emitting control signal, and the second light-emitting control sub-circuit is coupled to the second driving sub-circuit, and is configured to output the second driving current generated by the second driving sub-circuit under control of a second light-emitting control signal. 9. The pixel driving circuit according to claim 8 , wherein the writing control sub-circuit comprises: a first switching sub-circuit electrically coupled between the first driving sub-circuit and the data writing sub-circuit, and configured to receive a first writing control signal, and provide the compensated data signal generated by the data writing sub-circuit to the first driving sub-circuit under control of the first writing control signal; and a second switching sub-circuit electrically coupled between the second driving sub-circuit and the data writing sub-circuit, and configured to receive a second writing control signal, and provide the compensated data signal generated by the data writing sub-circuit to the second driving sub-circuit under control of the second writing control signal. 10. The pixel driving circuit according to claim 8 , wherein the data writing sub-circuit is configured to compensate for a first data signal and write the compensated first data signal into the first driving sub-circuit, and compensate for a second data signal and write the compensated second data signal into the second driving sub-circuit, under control of the writing control sub-circuit. 11. A display panel comprising a plurality of pixel units arranged in an array, each pixel unit comprising: the pixel driving circuit according to claim 1 ; and at least two light-emitting elements electrically coupled in one-to-one correspondence with the at least two driving sub-circuits of the pixel driving circuit. 12. The display panel according to claim 11 , wherein the array is an M×N array, wherein M and N are both integers greater than 1; pixel driving circuits of an i th row of pixel units are coupled to receive an i th scanning signal, wherein i is an integer, and 1≤i≤M; and pixel driving circuits of a j th column of pixel units are coupled to receive a j th data signal, wherein j is an integer, and 1≤j≤N. 13. A method for driving the pixel driving circuit according to claim 1 , comprising: during a first period, compensatin
Precharge or discharge of pixel before applying new pixel voltage · CPC title
used for counteracting undesired variations, e.g. feedback or autozeroing · CPC title
with pixel circuitry controlling the current through the light-emitting element · CPC title
Sub-multiplexed active matrix panel, i.e. wherein one active driving circuit is used at pixel level for multiple image producing elements · CPC title
with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.