Solid state drive multi-card adapter with integrated processing

US10996896B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10996896-B2
Application numberUS-202017088571-A
CountryUS
Kind codeB2
Filing dateNov 3, 2020
Priority dateMar 2, 2015
Publication dateMay 4, 2021
Grant dateMay 4, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Embodiments of the inventive concept include solid state drive (SSD) multi-card adapters that can include multiple solid state drive cards, which can be incorporated into existing enterprise servers without major architectural changes, thereby enabling the server industry ecosystem to easily integrate evolving solid state drive technologies into servers. The SSD multi-card adapters can include an interface section between various solid state drive cards and drive connector types. The interface section can perform protocol translation, packet switching and routing, data encryption, data compression, management information aggregation, virtualization, and other functions.

First claim

Opening claim text (preview).

What is claimed is: 1. A solid state drive (SSD) multi-card adapter, comprising: a first connector configured to support a storage communication protocol; an interface section coupled to the first connector; and a plurality of second connectors coupled to the interface section, and configured to provide, for a plurality of memory units, connection with the interface section, wherein the interface section includes a compute resource, the compute resource including a field programmable gate array (FPGA); wherein the compute resource is configured to communicate with the plurality of memory units using corresponding device-specific protocols and aggregate management information, the aggregated management information including thermal data; and wherein the SSD multi-card adapter is configured to be seated within one of a plurality of slots of a host device. 2. The SSD multi-card adapter of claim 1 , further comprising a circuit board, wherein the interface section and at least one of the plurality of second connectors are on a same surface of the circuit board. 3. The SSD multi-card adapter of claim 2 , wherein the device-specific protocols include at least one of an Ethernet protocol, a serial ATA (SATA) protocol or a peripheral component interconnect express (PCIe) protocol. 4. The SSD multi-card adapter of claim 3 , wherein the compute resource is configured to perform at least one of data encryption or data deduplication for the plurality of memory units via the plurality of second connectors. 5. The SSD multi-card adapter of claim 4 , wherein the interface section is accessible to the host device via an enclosure-specific protocol, the enclosure-specific protocol including at least one of the Ethernet protocol, the SATA protocol or the PCIe protocol. 6. The SSD multi-card adapter of claim 5 , wherein the interface section is configured to communicate the aggregated management information in an out-of-band fashion or in an in-band fashion. 7. The SSD multi-card adapter of claim 6 , wherein the interface section includes at least one of a PCIe switch, a PCIe hub, a PCIe bus, an Ethernet switch, an Infiniband switch, a Fibre Channel switch, or other communication fabric component. 8. An SSD multi-card adapter, comprising: a circuit board; a first connector configured to support a storage communication protocol; an interface section coupled to the first connector; and a plurality of second connectors coupled to the interface section, and configured to provide, for a plurality of memory units, connection with the interface section, wherein the interface section includes a compute resource, the compute resource including an FPGA; wherein the compute resource is configured to communicate with the plurality of memory units using corresponding device-specific protocols and perform at least one of data encryption or data deduplication for the plurality of memory units; wherein the device-specific protocols include at least one of an Ethernet protocol, a SATA protocol or a PCIe protocol; wherein the interface section and at least one of the plurality of second connectors are on a same surface of the circuit board; and wherein the SSD multi-card adapter is configured to be seated within one of a plurality of slots of a host device. 9. The SSD multi-card adapter of claim 8 , wherein the interface section is accessible to the host device via an enclosure-specific protocol, the enclosure-specific protocol including at least one of the Ethernet protocol, the SATA protocol or the PCIe protocol. 10. The SSD multi-card adapter of claim 9 , wherein the interface section is configured to aggregate management information. 11. The SSD multi-card adapter of claim 10 , wherein the aggregated management information includes temperature data. 12. The SSD multi-card adapter of claim 11 , wherein the interface section is configured to communicate the aggregated management information in an out-of-band fashion or in an in-band fashion. 13. The SSD multi-card adapter of claim 12 , wherein the interface section includes at least one of a PCIe switch, a PCIe hub, a PCIe bus, an Ethernet switch, an Infiniband switch, a Fibre Channel switch, or other communication fabric component. 14. A computer server system, comprising: a host device having a plurality of slots; and a plurality of multi-card adapters, each of which is configured to be seated within one of the plurality of slots and comprises: a first connector configured to support a storage communication protocol; an interface section coupled to the first connector; and a plurality of second connectors coupled to the interface section, and configured to provide, for a plurality of memory units, connection with the interface section, wherein the interface section includes a compute resource, the compute resource including an FPGA; wherein the compute resource is configured to communicate with the plurality of memory units using corresponding device-specific protocols, perform at least one of data encryption or data deduplication for the plurality of memory units and aggregate management information, the aggregated management information including thermal data. 15. The computer server system of claim 14 , wherein each of the plurality of multi-card adapters and the host device are capable of communicating with each other via an enclosure-specific protocol, the enclosure-specific protocol including at least one of an Ethernet protocol, a SATA protocol or a PCIe protocol. 16. The computer server system of claim 15 , wherein the host device further comprises multiple upstream ports; wherein each of the multi-card adapters further comprises multiple downstream ports; wherein the multiple upstream ports are expanded to the multiple downstream ports by the interface section in each of the multi-card adapters. 17. The computer server system of claim 16 , wherein the device-specific protocols include at least one of the Ethernet protocol, the SATA protocol or the PCIe protocol. 18. The computer server system of claim 17 , further comprising a circuit board, wherein the interface section and at least one of the plurality of second connectors are on a same surface of the circuit board. 19. The computer server system of claim 18 , wherein the interface section is configured to communicate the aggregated management information in an out-of-band fashion or in an in-band fashion. 20. The computer server system of claim 19 , wherein the interface section includes at least one of a PCIe switch, a PCIe hub, a PCIe bus, an Ethernet switch, an Infiniband switch, a Fibre Channel switch, or other communication fabric component.

Assignees

Inventors

Classifications

  • Serial ATA [SATA] · CPC title

  • PCI express · CPC title

  • for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system · CPC title

  • G06F3/0679Primary

    Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP] · CPC title

  • G06F3/0661Primary

    Format or protocol conversion arrangements · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10996896B2 cover?
Embodiments of the inventive concept include solid state drive (SSD) multi-card adapters that can include multiple solid state drive cards, which can be incorporated into existing enterprise servers without major architectural changes, thereby enabling the server industry ecosystem to easily integrate evolving solid state drive technologies into servers. The SSD multi-card adapters can include …
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification G06F3/0679. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 04 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).