Low latency multi-protocol retimers
US-2017371831-A1 · Dec 28, 2017 · US
US10958413B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10958413-B2 |
| Application number | US-201916533365-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 6, 2019 |
| Priority date | Feb 11, 2018 |
| Publication date | Mar 23, 2021 |
| Grant date | Mar 23, 2021 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A retimer is provided. The retimer includes: a data channel circuit, configured to implement, under a function of a current phase locked loop, equalization processing-based transparent transmission of a signal between a first communications device and a second communications device; and the link adjustment circuit, configured to: when determining, based on link status information of the data channel circuit, that a rate of a link needs to be changed, configure an operating parameter of a target phase locked loop as an operating parameter corresponding to a changed rate; and switch the currently used phase locked loop to the target phase locked loop when detecting that the link enters a rate-changing state, where the data channel circuit is further configured to implement, under a function of the target phase locked loop, the transparent transmission of a signal between the first communications device and the second communications device.
Opening claim text (preview).
What is claimed is: 1. A retimer for link equalization, comprising: a data channel circuit configured to implement, under a function of a current phase locked loop, equalization processing-based transparent transmission of a signal between a first communications device and a second communications device; a link adjustment circuit configured to: obtain the signal transmitted in the data channel circuit; obtain link status information based on the obtained signal; in response to determining, based on the link status information, that a rate of a link needs to be changed, configure in advance an operating parameter of a target phase locked loop as an operating parameter corresponding to a changed rate, wherein the target phase locked loop is an unused phase locked loop in at least two phase locked loops; and switch the current phase locked loop to the target phase locked loop in response to detecting that the link enters a rate-changing state, wherein the data channel circuit is further configured to implement, under a function of the target phase locked loop, the equalization processing-based transparent transmission of the signal between the first communications device and the second communications device, wherein the link adjustment circuit is further configured to: perform equalization adjustment in response to determining, based on the link status information, that the link is in an equalized state, and determine a target equalization parameter value in response to detecting that the link enters the rate-changing state, wherein the target equalization parameter value is an equalization parameter value corresponding to the changed rate, and the target equalization parameter value is correlated with the changed rate. 2. The retimer according to claim 1 , wherein the data channel circuit comprises a clock and data recovery circuit, an output buffer, and an equalization circuit; and the link adjustment circuit is configured to perform equalization adjustment on the equalization circuit in response to determining, based on the link status information, that the link is in the equalized state. 3. The retimer according to claim 1 , wherein the correlated with the changed rate is a positive correlation. 4. The retimer according to claim 1 , wherein the link adjustment circuit is further configured to configure the data channel circuit in response to detecting that the first communications device is connected to the retimer and the second communications device is connected to the retimer, so that the following situations (a), (b) and (c) occur: (a) a first negotiation signal from the first communications device can be transmitted to the second communications device in a transparent transmission manner, (b) a second negotiation signal from the second communications device can be transmitted to the first communications device in the transparent transmission manner, and (c) the first communications device and the second communications device complete a negotiation procedure by using the first negotiation signal and the second negotiation signal. 5. The retimer according to claim 1 , wherein the link adjustment circuit comprises a link status circuit and a phase locked loop control circuit, wherein: the link status circuit is configured to obtain a signal transmitted in the data channel circuit; obtain link status information based on the obtained signal; determine, based on the link status information, that a rate of a link needs to be changed; the phase locked loop control circuit is configured to: in response to the link status circuit determining that the rate of the link needs to be changed, configure an operating parameter of a target phase locked loop as an operating parameter corresponding to a changed rate, wherein the target phase locked loop is an unused phase locked loop in the at least two phase locked loops; the link status circuit is further configured to detect that the link enters a rate-changing state; and the phase locked loop control circuit is further configured to switch a currently used phase locked loop to the target phase locked loop in response to the link status circuit detecting that the link enters the rate-changing state. 6. The retimer according to claim 5 , wherein the link adjustment circuit further comprises a link equalization control circuit; the link status circuit is further configured to determine, based on the link status information, that the link is in an equalized state; and the link equalization control circuit is configured to control the link to perform equalization adjustment in response to the link status circuit determining that the link is in the equalized state. 7. The retimer according to claim 6 , wherein the link equalization control circuit is further configured to determine a target equalization parameter value in response to the link status circuit detecting that the link enters the rate-changing state, wherein the target equalization parameter value is an equalization parameter value corresponding to the changed rate, and the target equalization parameter value is positively correlated with the changed rate. 8. The retimer according to claim 5 , wherein the link status circuit is further configured to configure the data channel circuit in response to detecting that the first communications device is connected to the data channel circuit and the second communications device is connected to the data channel circuit, so that the following situations (a), (b) and (c) occur: (a) a first negotiation signal from the first communications device can be transmitted to the second communications device in the transparent transmission manner, (b) a second negotiation signal from the second communications device can be transmitted to the first communications device in a transparent transmission manner, and (c) the first communications device and the second communications device complete a negotiation procedure by using the first negotiation signal and the second negotiation signal. 9. A signal transmission method, wherein the method is performed by a retimer for link equalization, and the method comprises: implementing, by a data channel circuit of the retimer, equalization processing-based transparent transmission of a signal between a first communications device and a second communications device; obtaining, by a link adjustment circuit of the retimer, the transmitted signal; obtaining, by the link adjustment circuit of the retimer, link status information based on the obtained signal; in response to determining, based on the link status information, that a rate of a link needs to be changed, configuring in advance, by the link adjustment circuit of the retimer, an operating parameter of a target phase locked loop as an operating parameter corresponding to a changed rate, wherein the target phase locked loop is an unused phase locked loop in at least two phase locked loops; switching, by the link adjustment circuit of the retimer, a currently used phase locked loop to the target phase locked loop in response to detecting that the link enters a rate-changing state; and implementing, by the data channel circuit of the retimer, under a function of the target phase locked loop, the equalization processing-based transparent transmission of the signal between the first communications device and the second communications device, wherein the method further comprises: performing, by the link adjustment circuit, equalization adjustment in response to determining, based on the link status information, that the link is in an equalized state, and determining, by the link adjustment circuit of the retimer, a target equalization parameter value in response to detecting that the link
by adapting the transmission rate · CPC title
detection of error based on equalizer tap values · CPC title
with a recursive structure (H04L25/03031 takes precedence) · CPC title
using several loops, e.g. for redundant clock signal generation · CPC title
Packet rate · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.