Packaging a sealed cavity in an electronic device

US10913654B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10913654-B2
Application numberUS-202016813967-A
CountryUS
Kind codeB2
Filing dateMar 10, 2020
Priority dateSep 6, 2017
Publication dateFeb 9, 2021
Grant dateFeb 9, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An electronic device includes a package substrate, a circuit assembly, and a housing. The circuit assembly is mounted on the package substrate. The circuit assembly includes a first sealed cavity formed in a device substrate. The housing is mounted on the package substrate to form a second sealed cavity about the circuit assembly.

First claim

Opening claim text (preview).

What is claimed is: 1. An electronic device, comprising: a package substrate; a circuit assembly mounted on the package substrate, the circuit assembly including a first cavity formed in a device substrate; a sealing plate attached to the device substrate, enclosing the first cavity and configured to maintain a first pressure within the first cavity; and a housing attached to the package substrate forming a second cavity about the circuit assembly, and configured to maintain a second pressure within the second cavity. 2. The electronic device of claim 1 , wherein the first cavity includes a channel formed in the device substrate. 3. The electronic device of claim 1 , further comprising a pressure sensor coupled to the sealing plate and configured to measure pressure within the first cavity as a function of displacement of the sealing plate. 4. The electronic device of claim 1 , wherein the sealing plate includes a dielectric membrane. 5. The electronic device of claim 1 , including: an acoustic sensor coupled to the sealing plate and configured to measure vibration of the sealing plate; and control circuitry coupled to the acoustic sensor, the control circuitry configured to determine pressure within the first cavity as a function of the mechanical harmonic signature of the sealing plate. 6. The electronic device of claim 1 , including a pressure sensor coupled to the housing and configured to measure pressure within the second cavity as a function of displacement of the housing. 7. The electronic device of claim 1 , including: an acoustic sensor coupled to the housing and configured to measure vibration of the housing; and control circuitry coupled to the acoustic sensor, the control circuitry configured to determine pressure within the second cavity as a function of the mechanical harmonic signature of the housing. 8. The electronic device of claim 1 , wherein the first cavity is a waveguide of a millimeter-wave chip scale atomic clock.

Assignees

Inventors

Classifications

  • Arrangements for protection of devices (arrangements for thermal protection H10W40/00) · CPC title

  • Seals · CPC title

  • having other interconnections perpendicular to the conductive base · CPC title

  • H10W90/00Primary

    Package configurations · CPC title

  • G04F5/14Primary

    using atomic clocks · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10913654B2 cover?
An electronic device includes a package substrate, a circuit assembly, and a housing. The circuit assembly is mounted on the package substrate. The circuit assembly includes a first sealed cavity formed in a device substrate. The housing is mounted on the package substrate to form a second sealed cavity about the circuit assembly.
Who is the assignee on this patent?
Texas Instruments Inc
What technology area does this patent fall under?
Primary CPC classification H10W90/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 09 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 9 related publications on this page (citations in our corpus or others sharing the same primary CPC).