Wafer transport assembly with integrated buffers

US10790174B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10790174-B2
Application numberUS-201815951333-A
CountryUS
Kind codeB2
Filing dateApr 12, 2018
Priority dateOct 20, 2015
Publication dateSep 29, 2020
Grant dateSep 29, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A wafer transport assembly includes a first wafer transport module and a second wafer transport module. A buffer module, arranged between the first wafer transport module and the second wafer transport module, includes a first buffer stack and a second buffer stack. Outer sides of the first wafer transport module are coupled to first and second process modules, respectively, and outer sides of the second wafer transport module are coupled to third and fourth process modules, respectively. The first wafer transport module, the second wafer transport module, and the buffer module define a continuous wafer transport volume providing a controlled environment within the wafer transport assembly.

First claim

Opening claim text (preview).

What is claimed is: 1. A wafer transport assembly, comprising: a first wafer transport module; a second wafer transport module; and a buffer module, arranged between the first wafer transport module and the second wafer transport module, including a first buffer stack and a second buffer stack, wherein outer sides of the first wafer transport module are coupled to first and second process modules, respectively, and outer sides of the second wafer transport module are coupled to third and fourth process modules, respectively, wherein the first wafer transport module, the second wafer transport module, and the buffer module define a continuous wafer transport volume providing a controlled environment within the wafer transport assembly, and wherein the wafer transport assembly is defined over a service tunnel that extends from a front end of the wafer transport assembly to a rear end of the wafer transport assembly. 2. A wafer transport assembly, comprising: a first wafer transport module; a second wafer transport module; a buffer module, arranged between the first wafer transport module and the second wafer transport module, including a first buffer stack and a second buffer stack, wherein outer sides of the first wafer transport module are coupled to first and second process modules, respectively, and outer sides of the second wafer transport module are coupled to third and fourth process modules, respectively, and wherein the first wafer transport module, the second wafer transport module, and the buffer module define a continuous wafer transport volume providing a controlled environment within the wafer transport assembly; first, second, third and fourth gas boxes arranged in the continuous wafer transport volume and configured to deliver gas mixtures to the first, second, third and fourth process modules, respectively; and an exhaust duct to selectively evacuate the first, second, third and fourth process modules, wherein the first, second, third and fourth gas boxes include perforations along surfaces thereof such that gases are evacuated from the first, second, third and fourth gas boxes into the exhaust duct. 3. The wafer transport assembly of claim 2 , further comprising: a plurality of gas lines supplying gases to the first, second, third and fourth gas boxes, wherein the plurality of gas lines run through the exhaust duct to the first, second, third and fourth gas boxes. 4. The wafer transport assembly of claim 3 , wherein the plurality of gas lines supplying the first, second, third and fourth gas boxes run in the exhaust duct from a region outside of the continuous wafer transport volume to a region inside of the continuous wafer transport volume. 5. A wafer transport assembly, comprising: a first wafer transport module; a second wafer transport module; a buffer module, arranged between the first wafer transport module and the second wafer transport module, including a first buffer stack and a second buffer stack, wherein outer sides of the first wafer transport module are coupled to first and second process modules, respectively, and outer sides of the second wafer transport module are coupled to third and fourth process modules, respectively, and wherein the first wafer transport module, the second wafer transport module, and the buffer module define a continuous wafer transport volume providing a controlled environment within the wafer transport assembly; and a service tunnel defined underneath the wafer transport assembly, wherein the service tunnel has a vertical dimension defined between an underside of the wafer transport assembly and a service floor that is positioned underneath the wafer transport assembly. 6. The wafer transport assembly of claim 5 , wherein the service floor is defined at a height that is less than a height of a fabrication facility floor. 7. The wafer transport assembly of claim 6 , wherein the height of the service floor is between 30.5 cm to 61 cm below the height of the fabrication facility floor. 8. The wafer transport assembly of claim 7 , wherein a height of the service tunnel is in a range from 183 cm to 244 cm. 9. A wafer transport assembly, comprising: a first wafer transport module; a second wafer transport module; and a buffer module, arranged between the first wafer transport module and the second wafer transport module, including a first buffer stack and a second buffer stack, wherein outer sides of the first wafer transport module are coupled to first and second process modules, respectively, and outer sides of the second wafer transport module are coupled to third and fourth process modules, respectively, wherein the first wafer transport module, the second wafer transport module, and the buffer module define a continuous wafer transport volume providing a controlled environment within the wafer transport assembly, wherein a first portion of the first buffer stack defines a first plurality of wafer storage slots and includes one or more separators defined between each of the first plurality of wafer storage slots, and wherein a second portion of the first buffer stack defines a second plurality of wafer storage slots that does not include separators defined between each of the second plurality of wafer storage slots. 10. The wafer transport assembly of claim 9 , wherein at least one of the first wafer transport module and the second wafer transport module stores at least one of a seasoning wafer and a cover wafer in the second portion of the first buffer stack and at least one of a processed wafer and an unprocessed wafer in the first portion of the first buffer stack.

Assignees

Inventors

Classifications

  • characterised by the construction of the processing chambers, e.g. modular processing chambers · CPC title

  • characterised by the layout of the process chambers · CPC title

  • characterised by the construction of the transfer chamber · CPC title

  • Mechanical parts of transfer devices · CPC title

  • Storage means · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10790174B2 cover?
A wafer transport assembly includes a first wafer transport module and a second wafer transport module. A buffer module, arranged between the first wafer transport module and the second wafer transport module, includes a first buffer stack and a second buffer stack. Outer sides of the first wafer transport module are coupled to first and second process modules, respectively, and outer sides of …
Who is the assignee on this patent?
Lam Res Corp
What technology area does this patent fall under?
Primary CPC classification H10P72/0464. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 29 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).