Method of forming a leadless stack comprising multiple components

US10790094B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10790094-B2
Application numberUS-201916456912-A
CountryUS
Kind codeB2
Filing dateJun 28, 2019
Priority dateMay 26, 2010
Publication dateSep 29, 2020
Grant dateSep 29, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of forming a leadless stack comprising multiple components is provided. The method comprises forming an MLCC comprising a first capacitor external termination and a second capacitor external termination and forming an electronic element is formed comprising a first element external termination and a second element external termination. The MLCC and electronic component are are arranged in a stack with a TLPS bond between the first capacitor external termination and the first element external termination.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method for forming an electronic element comprising: forming at least one multi-layered ceramic capacitor (MLCC) comprising a first capacitor external termination and a second capacitor external termination; forming at least one electronic component comprising a first element external termination and a second element external termination; and arranging said MLCC and said electronic element in a leadless stack with a transient liquid phase sintering adhesive (TLPS) bond between said first capacitor external termination and said first element external termination. 2. The method for forming an electronic element of claim 1 further comprising: arranging multiple electronic components in said leadless stack with said TLPS bond between adjacent first element external terminations. 3. The method for forming an electronic element of claim 1 wherein each electronic component of said electronic components is selected from the group consisting of resistor, varistor, inductor, diode, fuse, overvoltage discharge device, sensor, switch, electrostatic discharge suppressor, semiconductor and integrated circuit. 4. The method for forming an electronic element of claim 1 wherein each electronic component of said electronic components is selected from the group consisting of resistor, varistor, inductor, diode, fuse, overvoltage discharge device, sensor, switch, electrostatic discharge suppressor and integrated circuit. 5. The method for forming an electronic element of claim 1 wherein said MLCC comprises first electrodes and second electrodes separated by a dielectric wherein said first electrodes terminate at said first external termination and said second electrodes terminate at said second external termination. 6. The method for forming an electronic element of claim 1 wherein at least one said first external termination comprises a metal selected from the group consisting of Ni, Ag, Sn, Au, Cu, Al and SnPb. 7. The method for forming an electronic element of claim 1 wherein at least one said first external termination comprises nickel plated with an element selected from the group consisting of Ag, Sn, Au or SnPb. 8. A method for forming an electronic element comprising: forming at least one multi-layered ceramic capacitor (MLCC) comprising a first capacitor external termination and a second capacitor external termination; forming at least one electronic component comprising a first element external termination and a second element external termination; and arranging said MLCC and said electronic element in a leadless stack with a transient liquid phase sintering adhesive (TLPS) bond between said first capacitor external termination and said first element external termination wherein said MLCC comprises first electrodes and second electrodes separated by a dielectric wherein said first electrodes terminate at said first external termination and said second electrodes terminate at said second external termination and wherein said MLCC further comprises at least conductor selected from a floating electrode and a shield electrode. 9. The method for forming an electronic element of claim 8 wherein said floating electrode is selected from the group consisting of an external floating electrode and an internal floating electrode. 10. The method for forming an electronic element of claim 9 wherein said an internal floating electrode is coplanar with at least one first electrode of said first electrodes.

Assignees

Inventors

Classifications

  • Soldering or alloying · CPC title

  • taking account of the properties of the materials to be welded · CPC title

  • characterised by the material of the terminals · CPC title

  • with diffusion of soldering material · CPC title

  • Liquid phase sintering · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10790094B2 cover?
A method of forming a leadless stack comprising multiple components is provided. The method comprises forming an MLCC comprising a first capacitor external termination and a second capacitor external termination and forming an electronic element is formed comprising a first element external termination and a second element external termination. The MLCC and electronic component are are arranged…
Who is the assignee on this patent?
Kemet Electronics Corp
What technology area does this patent fall under?
Primary CPC classification H01G4/40. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 29 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).