Semiconductor processing station

US10763140B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10763140-B2
Application numberUS-201816159709-A
CountryUS
Kind codeB2
Filing dateOct 14, 2018
Priority dateJan 29, 2016
Publication dateSep 1, 2020
Grant dateSep 1, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor processing station including a central transfer chamber, a load lock chamber disposed adjacent to the central transfer chamber, and a cooling stage disposed adjacent to the load lock chamber and the central transfer chamber is provided. The load lock chamber is adapted to contain a wafer carrier including a plurality of wafers. The central transfer chamber communicates between the cooling stage and the load lock chamber to transfer a wafer of the plurality of wafers between the cooling stage and the load lock chamber.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor processing station comprising: a central transfer chamber; a load lock chamber disposed adjacent to the central transfer chamber, wherein the load lock chamber contains a wafer carrier comprising a plurality of wafers, and the load lock chamber comprises: a sidewall; a cooling pipe disposed inside the load lock chamber, and the cooling pipe comprising: a first segment extending along the sidewall in a height direction of the load lock chamber; a second segment having a first end and a second end, and the second segment extending along a width direction of the load lock chamber, wherein the first segment is disposed below the second segment and connected to the first end of the second segment; and an external pipe extending from outside the load lock chamber to inside the load lock chamber, wherein the external pipe is connected to the second segment between the first end and the second end so as to provide a fluid to flow through the first segment and the second segment of the cooling pipe; and a cooling stage disposed adjacent to the load lock chamber and the central transfer chamber, wherein the central transfer chamber communicates between the cooling stage and the load lock chamber to transfer a wafer of the plurality of wafers between the cooling stage and the load lock chamber. 2. The semiconductor processing station as claimed in claim 1 , further comprising: a platform disposed adjacent to the central transfer chamber, and the platform comprising a plurality of processing modules, wherein the central transfer chamber communicates between the platform and the load lock chamber. 3. The semiconductor processing station as claimed in claim 1 , further comprising: an equipment front end module comprising a load port and an interface module, wherein the interface module communicates between the load port and the load lock chamber. 4. The semiconductor processing station as claimed in claim 1 , wherein the cooling stage is equipped with a cooling liquid flowing below the cooling stage. 5. The semiconductor processing station as claimed in claim 1 , wherein the cooling pipe further comprises a third segment disposed below the second segment and connected to the second end of the second segment, wherein the third segment extends along the sidewall in the height direction of the load lock chamber, the first segment of the cooling pipe and the third segment of the cooling pipe are disposed adjacent to different sides of the load lock chamber. 6. The semiconductor processing station as claimed in claim 5 , wherein the first segment of the cooling pipe and the third segment of the cooling pipe are disposed adjacent to opposite sides of the load lock chamber. 7. The semiconductor processing station as claimed in claim 6 , wherein a plurality of purge nozzles of the second segment of the cooling pipe and a plurality of purge nozzles of the third segment of the cooling pipe face inwards and away from the sidewall so that the fluid provided by the external pipe outputs from the plurality of purge nozzles of the second segment and the plurality of purge nozzles of the third segment away from the sidewall.

Assignees

Inventors

Classifications

  • characterised by the construction of the load-lock chamber · CPC title

  • mainly by convection · CPC title

  • Vertical boat type carrier whereby the substrates are horizontally supported, e.g. comprising rod-shaped elements · CPC title

  • characterised by the construction of the transfer chamber · CPC title

  • characterised by the construction of the processing chambers, e.g. modular processing chambers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10763140B2 cover?
A semiconductor processing station including a central transfer chamber, a load lock chamber disposed adjacent to the central transfer chamber, and a cooling stage disposed adjacent to the load lock chamber and the central transfer chamber is provided. The load lock chamber is adapted to contain a wafer carrier including a plurality of wafers. The central transfer chamber communicates between t…
Who is the assignee on this patent?
Taiwan Semiconductor Mfg Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10P72/0464. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).