Method for manufacturing circuit board

US10653011B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10653011-B2
Application numberUS-201715817052-A
CountryUS
Kind codeB2
Filing dateNov 17, 2017
Priority dateOct 13, 2017
Publication dateMay 12, 2020
Grant dateMay 12, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for manufacturing the circuit board comprises following steps of providing an insulating substrate, and defining at least one through-hole on the insulating substrate to extending through two opposite surfaces of the insulating substrate; forming a silver layer on each of the two opposite surfaces, and forming a silver conductive structure in each through-hole connecting the silver layers; forming a copper wiring layer on the silver layers to cover each silver conductive structure and a portion region of the silver layers; and etching the silver layers to form a silver wiring layer corresponding to the copper wiring layer, wherein a first etching liquid, which does not etch the copper wiring layer, is used for etching the silver layers.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for manufacturing the circuit board comprising: providing an insulating substrate, and defining at least one through-hole on the insulating substrate to extend through two opposite surfaces of the insulating substrate; forming a silver layer on each of the two opposite surfaces, and forming a silver conductive structure in each of the at least one through-hole connecting the silver layers; forming a copper wiring layer on the silver layers to cover each silver conductive structure and a portion region of the silver layers; and etching the silver layers to form a silver wiring layer corresponding to the copper wiring layer, wherein a first etching liquid, which does not etch the copper wiring layer, is used for etching the silver layers; a width of each line of the silver wiring layer is less than a width of a corresponding line of the copper wiring layer, and a spacing between two lines of the silver wiring layer is greater than a spacing between two corresponding lines of the copper wiring layer. 2. The method of the claim 1 , wherein the silver layers and the at least one silver conductive structure are formed by the following steps: coating a silver paste with nano silver particles on the opposite surfaces of the insulating substrate and the at least one through-hole; and heating to cure the silver paste with nano silver particles, thereby forming a silver layer on each of the two opposite surfaces, and forming a silver conductive structure in each of the at least one through-hole to connect each silver layer. 3. The method of the claim 2 , wherein a diameter of each nano silver particle is less than 100 nm. 4. The method of the claim 1 , wherein each silver layer has a thickness of about 0.15 μm to about 0.3 μm. 5. The method of the claim 1 , wherein the copper wiring layer is formed by the following steps: forming a photosensitive layer on a side of each silver layer away from the insulating substrate to cover the silver layer and each silver conductive structure; exposing and etching two photosensitive layers to form a pattern on the photosensitive layers to expose each silver conductive structure and a portion region of two silver layers, the pattern comprising an opening corresponding to each silver conductive structure; forming a copper wiring layer corresponding to the pattern to cover each silver conductive structure and the portion region of the silver layers; and peeling the photosensitive layers exposed and etched off. 6. The method of the claim 1 , wherein after etching the silver layers to form the silver wiring layer corresponding to the copper wiring layer, the method further comprises: etching the insulating substrate which is not covered by the copper wiring layers with a second etching liquid, to remove the remained silver layers after forming the silver wiring layer; wherein the second etching liquid, which does not etch the copper wiring layer and the silver wiring layer, is used for etching the insulating substrate.

Assignees

Inventors

Classifications

  • Etchants · CPC title

  • Improvement of the adhesion between the insulating substrate and the metal · CPC title

  • Intermediate metal, e.g. before reinforcing of conductors by plating · CPC title

  • Local etching · CPC title

  • by thick-film techniques · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10653011B2 cover?
A method for manufacturing the circuit board comprises following steps of providing an insulating substrate, and defining at least one through-hole on the insulating substrate to extending through two opposite surfaces of the insulating substrate; forming a silver layer on each of the two opposite surfaces, and forming a silver conductive structure in each through-hole connecting the silver lay…
Who is the assignee on this patent?
Hongqisheng Prec Electronics Qinhuangdao Co Ltd, Avary Holding Shenzhen Co Ltd
What technology area does this patent fall under?
Primary CPC classification H05K1/097. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 12 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).