Repeater defect detection

US10648925B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10648925-B2
Application numberUS-201715828632-A
CountryUS
Kind codeB2
Filing dateDec 1, 2017
Priority dateJun 5, 2017
Publication dateMay 12, 2020
Grant dateMay 12, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Defects from a hot scan can be saved, such as on persistent storage, random access memory, or a split database. The persistent storage can be patch-based virtual inspector virtual analyzer (VIVA) or local storage. Repeater defect detection jobs can determined and the wafer can be inspected based on the repeater defect detection jobs. Repeater defects can be analyzed and corresponding defect records to the repeater defects can be read from the persistent storage. These results may be returned to the high level defect detection controller.

First claim

Opening claim text (preview).

What is claimed is: 1. A method to detect repeater defects comprising: performing a hot scan inspection of an entire surface of a wafer; storing a position of defects from the hot scan inspection to a storage medium, wherein the storage medium is persistent storage, random access memory, or a split database; determining, using a processor, coordinates for repeater defect detection; inspecting the wafer based on the coordinates for repeater defect detection, wherein a first die and a second die are each imaged using a reticle at two different positions on a first wafer and two different positions on a second wafer; calculating a first wafer difference image in a first wafer step by: calculating, using the processor, a difference image of the first die and the second die at a second position on the first wafer; calculating, using the processor, a difference image of the first die at the second position on the first wafer and the second die at a first position on the first wafer; and calculating, using the processor, the first wafer difference image of the two difference images of the first wafer step; analyzing repeater defects using the processor; and retrieving corresponding defect records to the repeater defects from the storage medium. 2. The method of claim 1 , wherein a patch-based virtual inspector virtual analyzer is used for the storage medium. 3. The method of claim 1 , wherein local storage is used for the storage medium. 4. The method of claim 1 , further comprising freeing space in the storage medium after the retrieving. 5. The method of claim 1 , further comprising saving coordinates of the defects in shared memory prior to the determining. 6. The method of claim 1 , further comprising: calculating a second wafer difference image in a second wafer step by: calculating, using the processor, a difference image of the first die and the second die at a second position on the second wafer; calculating, using the processor, a difference image of the first die at the second position on the first wafer and the second die at a first position on the second wafer; and calculating, using the processor, the second wafer difference image of the two difference images of the second wafer step; finding, using the processor, systematic defects in the first wafer difference image using coordinate-based defect source analysis; subtracting, using the processor, the systematic defects in the first wafer difference image from the second wafer difference image; and determining, using the processor, existence of a defect of interest in the second wafer difference image after the subtracting. 7. The method of claim 1 , further comprising: calculating a second wafer difference image in a second wafer step by: calculating, using the processor, a difference image of the first die and the second die at a second position on the second wafer; calculating, using the processor, a difference image of the first die at the second position on the first wafer and the second die at a first position on the second wafer; and calculating, using the processor, the second wafer difference image of the two difference images of the second wafer step; subtracting, using the processor, the second wafer difference image from the first wafer difference image; and determining, using the processor, existence of a defect of interest in the second wafer difference image after the subtracting. 8. The method of claim 1 , further comprising: determining, using the processor, existence of a defect of interest in the first wafer difference image; retrieving images from the storage medium, wherein the images are at a same location on the first wafer as the first die and the second die on the second wafer; evaluating, using the processor, presence of the defect of interest in the images from the storage medium; and filtering, using the processor, nuisance from the first wafer difference image. 9. A method for filtering nuisance comprising: imaging a first die and a second die using a reticle at two different positions on a first wafer and two different positions on a second wafer; calculating a difference image of the second wafer in a second wafer step by: calculating, using a processor, a difference image of the first die and the second die at a second position on the second wafer; calculating, using the processor, a difference image of the first die at the second position on the first wafer and the second die at a first position on the second wafer; and calculating, using the processor, the difference image of the second wafer using the two difference images of the second wafer step; and determining, using the processor, existence of a defect of interest in the wafer difference image of the second wafer. 10. The method of claim 9 , further comprising: retrieving images from the storage medium, wherein the images are at a same location on the first wafer as the first die and the second die on the second wafer; evaluating, using the processor, presence of the defect of interest in the images from the storage medium; and filtering, using the processor, nuisance from the second wafer difference image. 11. The method of claim 9 , further comprising: calculating a difference image of the first wafer in a first wafer step by: calculating, using the processor, a difference image of the first die and the second die at a second position on the first wafer; calculating, using the processor, a difference image of the first die at the second position on the first wafer and the second die at a first position on the first wafer; and calculating, using the processor, the wafer difference image of the first wafer using the two difference images of the first wafer step; finding, using the processor, systematic defects in the difference image of the first wafer using coordinate-based defect source analysis; and subtracting, using the processor, the systematic defects in the difference image of the first wafer from the difference image of the second wafer, wherein the determining existence of the defect of interest in the difference image of the second wafer is after the subtracting. 12. The method of claim 9 , further comprising: calculating a difference image of the first wafer in a first wafer step by: calculating, using the processor, a difference image of the first die and the second die at a second position on the first wafer; calculating, using the processor, a difference image of the first die at the second position on the first wafer and the second die at a first position on the first wafer; and calculating, using the processor, the difference image of the first wafer using the two difference images of the first wafer step; and subtracting, using the processor, the difference image of the second wafer from the difference image of the first wafer, wherein the determining existence of the defect of interest in the difference image of the second wafer is after the subtracting. 13. A system comprising: a controller in electronic communication with a wafer inspection tool, wherein the controller includes a processor and an electronic data storage unit in electronic communication with the processor, wherein the electronic data storage unit includes persistent storage, random access memory, or a split database, and wherein the controller is configured to: receive results of a hot scan inspection of an entire surface of a wafer from the wafer inspection tool; store a position of defects from the hot scan inspection to the electronic data storage unit; determine coordinates for repeater defect detection; send instructions for inspection of

Assignees

Inventors

Classifications

  • H10P74/203Primary

    Structural properties, e.g. testing or measuring thicknesses, line widths, warpage, bond strengths or physical defects · CPC title

  • H10P74/23Primary

    characterised by multiple measurements, corrections, marking or sorting processes · CPC title

  • Inspecting patterns on the surface of objects {(contactless testing of electronic circuits G01R31/308; testing currency G07D; manufacturing processes per se of semiconductor devices implementing a measuring step H10P74/20)} · CPC title

  • Scanning · CPC title

  • Semiconductor wafers (manufacturing processes per se of semiconductor devices implementing a measuring step H10P74/20) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10648925B2 cover?
Defects from a hot scan can be saved, such as on persistent storage, random access memory, or a split database. The persistent storage can be patch-based virtual inspector virtual analyzer (VIVA) or local storage. Repeater defect detection jobs can determined and the wafer can be inspected based on the repeater defect detection jobs. Repeater defects can be analyzed and corresponding defect rec…
Who is the assignee on this patent?
Kla Tencor Corp
What technology area does this patent fall under?
Primary CPC classification H10P74/203. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 12 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 7 related publications on this page (citations in our corpus or others sharing the same primary CPC).