Electronic device module, method of manufacturing the same and electronic apparatus

US10564679B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10564679-B2
Application numberUS-201816181485-A
CountryUS
Kind codeB2
Filing dateNov 6, 2018
Priority dateApr 5, 2018
Publication dateFeb 18, 2020
Grant dateFeb 18, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An electronic device module includes a substrate, a first component disposed on a first surface of the substrate, a sealing portion disposed on the first surface of the substrate, a second component disposed on the first surface of the substrate and embedded in the sealing portion, and a shielding wall at least partially disposed between the first component and the second component and including a portion having a height, with respect to the first surface of the substrate, that is lower than a height of the sealing portion.

First claim

Opening claim text (preview).

What is claimed is: 1. An electronic device module comprising: a substrate; a sealing portion disposed on a first surface of the substrate; a first component disposed outside of the sealing portion on the first surface of the substrate; a second component disposed on the first surface of the substrate and embedded in the sealing portion; and a shielding wall at least partially disposed between the first component and the second component, and comprising a portion having a height, with respect to the first surface of the substrate, that is lower than a height of the sealing portion. 2. The electronic device module of claim 1 , wherein the shielding wall and the first component are spaced apart with an empty space therebetween, and the sealing portion is disposed between the shielding wall and the second component. 3. The electronic device module of claim 1 , wherein the shielding wall is a square ring, and the first component is disposed in an internal space defined by the shielding wall. 4. The electronic device module of claim 1 , wherein the shielding wall comprises two walls connected to each other, and at least one of the two walls is disposed between the first component and the second component. 5. The electronic device module of claim 1 , wherein the shielding wall extends across an entire width of the first surface of the substrate. 6. The electronic device module of claim 1 , wherein the substrate comprises a ground electrode, and the shielding wall is bonded to the ground electrode. 7. The electronic device module of claim 1 , further comprising: a shielding layer disposed along a surface of the sealing portion. 8. The electronic device module of claim 7 , wherein the shielding layer is connected to an upper end of the shielding wall. 9. The electronic device module of claim 7 , wherein the shielding layer and the shielding wall are formed of different materials. 10. The electronic device module of claim 7 , wherein the sealing portion comprises a first sealing portion without the shielding layer and connected to the shielding wall, a second sealing portion provided with the shielding layer, and a third sealing portion without the shielding layer and having a thickness, with respect to the first surface of the substrate, that is less than a thickness of the first sealing portion and a thickness of the second sealing portion, and further comprising an antenna disposed on or in a portion of the substrate that overlaps the third sealing portion. 11. A method of manufacturing an electronic device module, comprising: mounting a first component and a second component on a first surface of a substrate; mounting a shielding case formed of a conductive material and defining a receiving space on the first surface of the substrate so that the first component is accommodated in the receiving space; disposing a sealing portion sealing the second component and the shielding case on the first surface of the substrate; and exposing the receiving space to the outside of the sealing portion by partially removing the sealing portion and the shielding case. 12. The method of claim 11 , further comprising: forming a shielding layer on a surface of the sealing portion before exposing the receiving space to the outside of the sealing portion. 13. The method of claim 12 , wherein the forming of the shielding layer comprises partially exposing the shielding case by partially removing the sealing portion, and disposing the shielding layer on a surface of the sealing portion and the partially exposed shielding case. 14. The method of claim 13 , wherein the partially exposing of the shielding case is performed by removing an upper surface of the sealing portion using a grinder until the shielding case is exposed. 15. The method of claim 13 , wherein the partially exposing of the shielding case is performed by exposing only a portion of the shielding case that corresponds to a wall disposed between the first component and the second component using a blade or a laser. 16. The method of claim 11 , wherein the exposing of the receiving space to the outside of the sealing portion comprises partially removing the sealing portion and the shielding case using a grinder. 17. An apparatus comprising: an electronic device module comprising a substrate, a sealing portion disposed on the first surface of the substrate, a first component disposed outside of the sealing portion on the first surface of the substrate, a second component disposed on the first surface of the substrate and embedded in the sealing portion, a shielding structure at least partially disposed between the first component and the second component, and an antenna disposed on a second surface of the substrate opposite the first surface or inside the substrate at a position that overlaps the first component. 18. The apparatus of claim 17 , wherein the shielding structure comprises a first wall disposed between the first component and the second component. 19. The apparatus of claim 18 , wherein the first wall has a height above the first surface of the substrate that is shorter than a height of the sealing portion. 20. The apparatus of claim 18 , wherein the shielding structure comprises a second wall, the first wall has a height above the first surface of the substrate that is equal to a height of the sealing portion, and the second wall has a height above the first surface of the substrate that is shorter than the height of the sealing portion.

Assignees

Inventors

Classifications

  • Moulded encapsulation of mounted components · CPC title

  • Abrading, e.g. grinding or sand blasting · CPC title

  • Partitioned, e.g. portions of a PCB dedicated to different functions; Boundary lines therefore; Portions of a PCB being processed separately or differently · CPC title

  • provided by an outer layer of PCB · CPC title

  • Removal of non-metallic coatings, e.g. for repairing · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10564679B2 cover?
An electronic device module includes a substrate, a first component disposed on a first surface of the substrate, a sealing portion disposed on the first surface of the substrate, a second component disposed on the first surface of the substrate and embedded in the sealing portion, and a shielding wall at least partially disposed between the first component and the second component and includin…
Who is the assignee on this patent?
Samsung Electro Mech
What technology area does this patent fall under?
Primary CPC classification G06F1/1656. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Feb 18 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 7 related publications on this page (citations in our corpus or others sharing the same primary CPC).