Semiconductor device

US10529800B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10529800-B2
Application numberUS-201815897162-A
CountryUS
Kind codeB2
Filing dateFeb 15, 2018
Priority dateFeb 16, 2017
Publication dateJan 7, 2020
Grant dateJan 7, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor device is provided, including: a semiconductor substrate having an active area and an edge termination region; an upper electrode; an insulating film provided between the semiconductor substrate and the upper electrode and having a contact hole; a first conductivity-type drift region; a second conductivity-type base region; a second conductivity-type well region; and a second conductivity-type extension region formed extending in a direction toward the well region from the base region and separated from the upper electrode by the insulating film, wherein a sum of a first distance from an end portion of the contact hole closer to the well region to an end portion of the extension region closer to the well region and a second distance from the end portion of the extension region closer to the well region to the well region is smaller than a thickness of the semiconductor substrate in the active area.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device comprising a semiconductor substrate having formed therein an active area in which main current flows and an edge termination region to relax electric field, wherein the semiconductor device comprises: an upper electrode provided above the semiconductor substrate; an insulating film which is provided between the semiconductor substrate and the upper electrode, and has formed therein a contact hole; a first conductivity-type drift region formed inside the semiconductor substrate; a second conductivity-type base region which is formed on an upper-surface side of the semiconductor substrate in the active area, and is connected to the upper electrode through the contact hole; a second conductivity-type well region which is formed on an upper-surface side of the semiconductor substrate in the edge termination region, and is separated from the upper electrode; and a second conductivity-type extension region which is formed extending in a direction toward the well region from the base region on an upper-surface side of the semiconductor substrate, and is separated from the upper electrode by the insulating film, and wherein in a plane parallel to an upper surface of the semiconductor substrate, a sum of a first distance from an end portion of the contact hole closer to the well region to an end portion of the extension region closer to the well region and a second distance from the end portion of the extension region closer to the well region to the well region is smaller than a thickness of the semiconductor substrate in the active area, and at a corner portion of the semiconductor substrate, a radius of curvature of an end portion of the contact hole in top view is greater than a radius of curvature of an end portion of the extension region in top view. 2. The semiconductor device according to claim 1 , the sum of the first distance and the second distance is greater than 50 μm. 3. The semiconductor device according to claim 1 , wherein the sum of the first distance and the second distance is smaller than 100 μm. 4. The semiconductor device according to claim 1 , wherein a doping concentration N A of the extension region satisfies the following formula: 0.1 < N A ( J rate × 30 q · v sat ⁢ ⁢ _ ⁢ ⁢ P ) < 10 wherein Jrate is a rated current density (A/cm 2 ), q is an elementary charge (C), and v sat_P is a saturation velocity of holes (cm/sec). 5. The semiconductor device according to claim 1 , wherein a doping concentration of the extension region is 5.0×10 16 /cm 3 or more and 3.0×10 17 /cm 3 or less. 6. The semiconductor device according to claim 1 , wherein a depth of the extension region is same as a depth of the well region. 7. The semiconductor device according to claim 1 , wherein a doping concentration of the extension region is same as a doping concentration of the well region. 8. The semiconductor device according to claim 1 , further comprising a first conductivity-type cathode region which is provided between the drift region and a lower surface of the semiconductor substrate inside the semiconductor substrate, and has a higher doping concentration than the drift region, wherein an end portion of the cathode region closer to the edge termination region is arranged closer to the active area than the well region. 9. The semiconductor device according to claim 8 , wherein the end portion of the cathode region closer to the edge termination region is arranged closer to the active area than the end portion of the extension region closer to the well region. 10. The semiconductor device according to claim 8 , wherein the end portion of the cathode region closer to the edge termination region is arranged farther from the well region than the end portion of the contact hole closer to the well region.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10529800B2 cover?
A semiconductor device is provided, including: a semiconductor substrate having an active area and an edge termination region; an upper electrode; an insulating film provided between the semiconductor substrate and the upper electrode and having a contact hole; a first conductivity-type drift region; a second conductivity-type base region; a second conductivity-type well region; and a second co…
Who is the assignee on this patent?
Fuji Electric Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L29/0638. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 07 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).