Integrated chip and manufacturing method therefor, and full-color integrated chip and display panel
US-12183868-B2 · Dec 31, 2024 · US
US10529667B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-10529667-B1 |
| Application number | US-201816049826-A |
| Country | US |
| Kind code | B1 |
| Filing date | Jul 31, 2018 |
| Priority date | Jul 5, 2018 |
| Publication date | Jan 7, 2020 |
| Grant date | Jan 7, 2020 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method of forming an overlay mark structure includes the following steps. An insulation layer is formed on a substrate. A first overlay mark is formed in the insulation layer. A metal layer is formed on the substrate. The metal layer covers the insulation layer and the first overlay mark. The metal layer on the first overlay mark is removed. A top surface of the first overlay mark is lower than a top surface of the insulation layer after the step of removing the metal layer on the first overlay mark. A second overlay mark is formed on the metal layer. In the method of forming the overlay mark structure, the first overlay mark may not be covered by the metal layer for avoiding influences on related measurements, and the second overlay mark may be formed on the metal layer for avoiding related defects generated by the height difference.
Opening claim text (preview).
What is claimed is: 1. A method of forming an overlay mark structure, comprising: forming an insulation layer on a substrate; forming a first overlay mark in the insulation layer; forming a metal layer on the substrate, wherein the metal layer covers the insulation layer and the first overlay mark; removing the metal layer on the first overlay mark, wherein a top surface of the first overlay mark is lower than a top surface of the insulation layer after the step of removing the metal layer on the first overlay mark; and forming a second overlay mark on the metal layer. 2. The method of forming the overlay mark structure according to claim 1 , wherein a projection pattern of the first overlay mark in a thickness direction of the substrate surrounds at least a part of a projection pattern of the second overlay mark in the thickness direction of the substrate. 3. The method of forming the overlay mark structure according to claim 1 , wherein a main region and an overlay mark region are defined on the substrate, and the first overlay mark and the second overlay mark are formed on the overlay mark region. 4. The method of forming the overlay mark structure according to claim 3 , further comprising: forming isolation structures on the main region; and forming a storage node contact structure between two of the isolation structures adjacent to each other, wherein the first overlay mark and the isolation structures are formed concurrently by the same process. 5. The method of forming the overlay mark structure according to claim 4 , wherein a material composition of the first overlay mark is identical to a material composition of the isolation structures. 6. The method of forming the overlay mark structure according to claim 5 , wherein the first overlay mark comprises an insulation material. 7. The method of forming the overlay mark structure according to claim 4 , wherein the metal layer is further formed on the storage node contact structure. 8. The method of forming the overlay mark structure according to claim 7 , further comprising: forming a patterned mask layer on the metal layer on the main region, wherein the patterned mask layer and the second overlay mark are formed concurrently by the same process. 9. The method of forming the overlay mark structure according to claim 8 , wherein a material composition of the second overlay mark is identical to a material composition of the patterned mask layer. 10. The method of forming the overlay mark structure according to claim 9 , wherein the second overlay mark comprises a photoresist material. 11. The method of forming the overlay mark structure according to claim 8 , further comprising: performing a patterning process to the metal layer on the main region with the patterned mask layer as a mask, wherein a least a part of the metal layer on the main region is patterned to be a storage node pad on the storage node contact structure. 12. The method of forming the overlay mark structure according to claim 1 , further comprising: forming an anti-reflection layer covering the metal layer, the first overlay mark and the insulation layer after the step of removing the metal layer on the first overlay mark and before the step of forming the second overlay mark, wherein the second overlay mark is formed on the anti-reflection layer. 13. The method of forming the overlay mark structure according to claim 1 , further comprising: forming a cap layer on the metal layer before the step of removing the metal layer on the first overlay mark, wherein a part of the cap layer overlaps the first overlay mark; and removing the cap layer above the first overlay mark before the step of forming the second overlay mark. 14. The method of forming the overlay mark structure according to claim 13 , wherein a part of the cap layer is located between the second overlay mark and the metal layer in a thickness direction of the substrate.
using an anti-reflective coating · CPC title
using masks for insulating materials · CPC title
using masks for conductive or resistive materials · CPC title
for alignment · CPC title
Marks applied to devices, e.g. for alignment or identification · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.