Methods of forming material layer

US10468256B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10468256-B2
Application numberUS-201715482005-A
CountryUS
Kind codeB2
Filing dateApr 7, 2017
Priority dateAug 4, 2015
Publication dateNov 5, 2019
Grant dateNov 5, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of forming a material layer includes providing a substrate into a reaction chamber, providing a source material onto a substrate, the source material being a precursor of a metal or semimetal having a ligand, providing an ether-based modifier on the substrate, purging an inside of the reaction chamber, and reacting a reaction material with the source material to form the material layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor manufacturing apparatus comprising: a reaction chamber that is configured for loading and unloading a substrate; a source material supply apparatus configured for supplying a source material to the reaction chamber, the source material being a precursor of a metal or a semimetal having a ligand; a modifier supply apparatus configured for supplying an ether-based modifier to the reaction chamber; a reaction material supply apparatus configured for supplying a reaction material to the reaction chamber; and a purge gas supply apparatus configured for supplying a purge gas to the reaction chamber, wherein the ether-based modifier is tetrahydrofuran (THF), and the modifier supply apparatus is configured for supplying the ether-based modifier before the supplying a source material or after the supplying a source material within one cycle. 2. The semiconductor manufacturing apparatus according to claim 1 , wherein the reaction material is an oxidizer selected from the group consisting of O 3 , H 2 O, O 2 , NO 2 , NO, N 2 O, H 2 O, alcohol, a metal alkoxide, plasma O 2 , remote plasma O 2 , plasma N 2 O, plasma H 2 O, and a combination thereof. 3. The semiconductor manufacturing apparatus according to claim 1 , wherein the source material supply apparatus comprises a vaporizer in which the source material is vaporized. 4. The semiconductor manufacturing apparatus according to claim 3 , wherein a flow rate of the source material from the vaporizer to the reaction chamber is controlled by a flow rate control device interposed therebetween. 5. The semiconductor manufacturing apparatus according to claim 1 , wherein the reaction material supply apparatus is configured to supply the reaction material to the reaction chamber while the source material supply apparatus does not supply the source material to the reaction chamber. 6. The semiconductor manufacturing apparatus according to claim 5 , wherein the modifier supply apparatus is configured to supply the ether-based modifier to the reaction chamber after the supplying of the reaction material is terminated and before the supplying of the source material begins. 7. The semiconductor manufacturing apparatus according to claim 5 , wherein the modifier supply apparatus is configured to supply the ether-based modifier to the reaction chamber after the supplying of the source material is terminated and before the supplying of the reaction material begins. 8. The semiconductor manufacturing apparatus according to claim 5 , wherein the modifier supply apparatus is configured to supply the ether-based modifier to the reaction chamber while the source material is supplied to the reaction chamber by the source material supply apparatus. 9. The semiconductor manufacturing apparatus according to claim 5 , wherein the modifier supply apparatus is configured to begin supplying the ether-based modifier to the reaction chamber after the source material supply apparatus begins supplying the source material to the reaction chamber, and the modifier supply apparatus is configured to stop supplying the ether-based modifier to the reaction chamber after the source material supply apparatus stops supplying the source material to the reaction chamber. 10. The semiconductor manufacturing apparatus according to claim 5 , wherein the source material supply apparatus is configured to begin supplying the source material to the reaction chamber as soon as the modifier supply apparatus stops a first supplying the ether-based modifier to the reaction chamber in a cycle, and the modifier supply apparatus is configured to begin a second supplying the ether-based modifier to the reaction chamber again as soon as the source material supply apparatus stops supplying the source material to the reaction chamber in the cycle. 11. The semiconductor manufacturing apparatus according to claim 5 , wherein the modifier supply apparatus is configured to supply the ether-based modifier to the reaction chamber while the reaction material is supplied to the reaction chamber by the reaction material supply apparatus. 12. The semiconductor manufacturing apparatus according to claim 5 , wherein the modifier supply apparatus is configured to begin supplying the ether-based modifier to the reaction chamber before the reaction material supply apparatus begins supplying the reaction material to the reaction chamber, and the modifier supply apparatus is configured to stop supplying the ether-based modifier to the reaction chamber before the reaction material supply apparatus stops supplying the reaction material to the reaction chamber. 13. The semiconductor manufacturing apparatus according to claim 5 , wherein the modifier supply apparatus is configured to begin supplying the ether-based modifier to the reaction chamber after the reaction material supply apparatus begins supplying the reaction material to the reaction chamber, and the modifier supply apparatus is configured to stop supplying the ether-based modifier to the reaction chamber after the reaction material supply apparatus stops supplying the reaction material to the reaction chamber. 14. The semiconductor manufacturing apparatus according to claim 5 , wherein the modifier supply apparatus is configured to begin supplying the ether-based modifier to the reaction chamber before the reaction material supply apparatus begins supplying the reaction material to the reaction chamber, and the modifier supply apparatus is configured to stop supplying the ether-based modifier to the reaction chamber after the reaction material supply apparatus stops supplying the reaction material to the reaction chamber. 15. A semiconductor manufacturing apparatus comprising: a reaction chamber that is configured for loading and unloading a substrate; a source material supply apparatus configured for supplying a source material to the reaction chamber, the source material being a precursor of a metal or a semimetal having a ligand; a modifier supply apparatus configured for supplying an ether-based modifier to the reaction chamber; and a purge gas supply apparatus configured for supplying a purge gas to the reaction chamber, wherein the metal or semimetal of the precursor comprises at least one selected from the group consisting of zirconium (Zr), lithium (Li), beryllium Be), boron (B), sodium (Na), magnesium (Mg), aluminum (Al), potassium (K), calcium (Ca), scandium (Sc), titanium (Ti), vanadium (V), chromium (Cr), manganese (Mn), iron (Fe), cobalt (Co), nickel (Ni), copper (Cu), zinc (Zn), gallium (Ga), germanium (Ge), rubidium (Rb), strontium (Sr), yttrium (Y), niobium (Nb), molybdenum (Mo), technetium (Tc), ruthenium (Ru), rhodium (Rh), palladium (Pd), silver (Ag), cadmium (Cd), indium (In), tin (Sn), antimony (Sb), cesium (Cs), barium (Ba), lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), promethium (Pm), samarium (Sm), europium (Eu), gadolinium (Gd), terbium (Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Tm), ytterbium (Yb), lutetium (Lu), hafnium (Hf), tantalum (Ta), tungsten (W), rhenium (Re), osmium (Os), iridium (Ir), platinum (Pt), gold (Au), mercury (Hg), lead (Pb), bismuth (Bi), polonium (Po), Francium (Fr), radium (Ra), actinium (Ac), and silicon (Si), the ether-based modifier is tetrahydrofuran (THF), and the modifier supply apparatus is configured for supplying the ether-based modifier before the supplying a source material or after the supplying a source material within one cycle. 16. The semiconductor manufacturing apparatus according to claim 15 , further comprising a reaction material supply ap

Assignees

Inventors

Classifications

  • the material containing zirconium, e.g. ZrO2 · CPC title

  • deposition by cyclic CVD, e.g. ALD, ALE or pulsed CVD · CPC title

  • in the presence of a plasma [PECVD] · CPC title

  • by deposition, e.g. evaporation, ALD or laser deposition (H10D64/01344 takes precedence) · CPC title

  • H10D64/013Primary

    of electrodes having a conductor capacitively coupled to a semiconductor by an insulator · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10468256B2 cover?
A method of forming a material layer includes providing a substrate into a reaction chamber, providing a source material onto a substrate, the source material being a precursor of a metal or semimetal having a ligand, providing an ether-based modifier on the substrate, purging an inside of the reaction chamber, and reacting a reaction material with the source material to form the material layer.
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10D64/013. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 05 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).