Spacer profile control using atomic layer deposition in a multiple patterning process

US10446394B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10446394-B2
Application numberUS-201815881506-A
CountryUS
Kind codeB2
Filing dateJan 26, 2018
Priority dateJan 26, 2018
Publication dateOct 15, 2019
Grant dateOct 15, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods and apparatuses for spacer profile control using atomic layer deposition (ALD) in multi-patterning processes are described herein. A silicon oxide spacer is deposited over a patterned core material and a target layer of a substrate in a multi-patterning scheme. A first thickness of the silicon oxide spacer is deposited by multiple ALD cycles under a first oxidation condition that includes an oxidation time, a plasma power, and a substrate temperature. A second thickness of the silicon oxide spacer is deposited by multiple ALD cycles under a second oxidation condition, where the second oxidation condition is different than the first oxidation condition by one or more parameters. After etching the patterned core material, a resulting profile of the silicon oxide spacer is dependent at least in part on the first and second oxidation conditions.

First claim

Opening claim text (preview).

What is claimed is: 1. A method comprising: depositing, in a plasma chamber, a first thickness of a silicon oxide layer by atomic layer deposition (ALD) on a substrate, wherein the substrate includes a patterned core material and a target layer underlying the patterned core material, wherein depositing the first thickness of the silicon oxide layer by ALD includes exposing the substrate to a first dose of a silicon-containing precursor and exposing the substrate to plasma of an oxidant under a first oxidation condition; depositing, in the plasma chamber, a second thickness of the silicon oxide layer by ALD on the substrate, wherein depositing the second thickness of the silicon oxide layer by ALD includes exposing the substrate to a second dose of the silicon-containing precursor and exposing the substrate to plasma of the oxidant under a second oxidation condition, the second oxidation condition being different from the first oxidation condition; and etching, in the plasma chamber, a portion of the silicon oxide layer and the patterned core material to form a plurality of spacers, wherein the plurality of spacers comprise a remaining portion of the silicon oxide layer to serve as a mask for the target layer. 2. The method of claim 1 , wherein the second oxidation condition is different from the first oxidation condition by one or more of the following: (1) an oxidation time, (2) a radio-frequency (RE) power, and (3) a substrate temperature. 3. The method of claim 2 , wherein the oxidation time is between about 0.25 seconds and about 5 seconds for each of the first oxidation condition and the second oxidation condition. 4. The method of claim 2 , wherein the RF power is between about 100 Watts and about 10,000 Watts for each of the first oxidation condition and the second oxidation condition. 5. The method of claim 2 , wherein the substrate temperature is between about 0° C. and about 100° C. for each of the first oxidation condition and the second oxidation condition. 6. The method of claim 1 , wherein the second oxidation condition includes a second oxidation time and a second RF power and the first oxidation condition includes a first oxidation time and a first RF power, the second oxidation time being greater than the first oxidation time and the second RF power being greater than the first RF power. 7. The method of claim 1 , wherein the second oxidation condition includes a second oxidation time and a second RF power and the first oxidation condition includes a first oxidation time and a first RF power, the second oxidation time being less than the first oxidation time and the second RF power being less than the first RF power. 8. The method of claim 1 , wherein the second oxidation condition includes a second substrate temperature and the first oxidation condition includes a first substrate temperature, wherein the second substrate temperature is different from the first substrate temperature. 9. The method of claim 8 , further comprising: ramping a temperature of a substrate support from the first substrate temperature to the second substrate temperature. 10. The method of claim 1 , wherein operations of depositing the first thickness of the silicon oxide layer, depositing the second thickness of the silicon oxide layer, and etching the portion of the silicon oxide layer and the patterned core material occur in the plasma chamber without introducing a vacuum break in between operations. 11. The method of claim 1 , wherein a pressure in the plasma chamber is between about 1 mTorr and about 100 mTorr. 12. The method of claim 1 , wherein etching the portion of the silicon oxide layer occurs prior to etching the patterned core material. 13. The method of claim 1 , wherein depositing the first thickness of the silicon oxide layer includes applying X number of cycles of: (i) exposing the substrate to the first dose of the silicon-containing precursor, and (ii) exposing the substrate to the plasma of the oxidant under the first oxidation condition, and wherein depositing the second thickness of the silicon oxide layer includes applying Y number of cycles of: (iii) exposing the substrate to the second dose of the silicon-containing precursor, and (iv) exposing the substrate to the plasma of the oxidant under the second oxidation condition, wherein X and Y are integer values different from one another. 14. The method of claim 13 , wherein the first oxidation condition includes a first oxidation time and the second oxidation condition includes a second oxidation time, the first oxidation time gradually changing across the X number of cycles and the second oxidation time gradually changing across the Y number of cycles. 15. The method of claim 13 , wherein the first oxidation condition includes a first RF power and the second oxidation condition includes a second RF power, the first RF power gradually changing across the X number of cycles and the second RF power gradually changing across the Y number of cycles. 16. The method of claim 13 , wherein exposing the substrate to plasma of the oxidant under the first oxidation condition includes converting the first dose of the silicon-containing precursor to form the first thickness of the silicon oxide layer, and wherein exposing the substrate to plasma of the oxidant under the second oxidation condition includes converting the second dose of the silicon-containing precursor to form the second thickness of the silicon oxide layer. 17. The method of claim 1 , wherein the oxidant includes oxygen gas. 18. The method of claim 1 , wherein the patterned core material includes a material selected from the group consisting of spin-on carbon, diamond-like carbon, and gapfill ashable hard mask. 19. The method of claim 1 , wherein an upper portion of each of the plurality of spacers has a slope, wherein the slope is dependent at least in part on the first oxidation condition and the second oxidation condition. 20. An apparatus for controlling a slope of a plurality of silicon oxide spacers, the apparatus comprising: a plasma chamber; an RF power supply coupled to the plasma chamber and configured to deliver RF power to the plasma chamber; a substrate support for supporting a substrate in the plasma chamber, wherein the substrate includes a patterned core material and a target layer under the patterned core material; and a controller configured to perform the following instructions: (i) deposit, in the plasma chamber, a first thickness of a silicon oxide layer by atomic layer deposition (ALD) on the substrate, wherein depositing the first thickness of the silicon oxide layer by ALD includes exposing the substrate to a first dose of a silicon-containing precursor and exposing the substrate to plasma of an oxidant under a first oxidation condition; (ii) deposit, in the plasma chamber, a second thickness of the silicon oxide layer by ALD on the first thickness of the silicon oxide layer, wherein depositing the second thickness of the silicon oxide layer by ALD includes exposing the substrate to a second dose of the silicon-containing precursor and exposing the substrate to plasma of the oxidant under a second oxidation condition, the second oxidation condition being different from the first oxidation condition; and (iii) etch, in the plasma chamber, a portion of the silicon oxide layer and the patterned core material to form a plurality of spacers, wherein the plurality of spacers comprise a remaining portion of the silicon oxide layer to serve as a mask for the target layer.

Assignees

Inventors

Classifications

  • by chemical means · CPC title

  • the material being a silicon oxide, e.g. SiO2 · CPC title

  • the substance being oxygen · CPC title

  • deposition by cyclic CVD, e.g. ALD, ALE or pulsed CVD · CPC title

  • in the presence of a plasma [PECVD] · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10446394B2 cover?
Methods and apparatuses for spacer profile control using atomic layer deposition (ALD) in multi-patterning processes are described herein. A silicon oxide spacer is deposited over a patterned core material and a target layer of a substrate in a multi-patterning scheme. A first thickness of the silicon oxide spacer is deposited by multiple ALD cycles under a first oxidation condition that includ…
Who is the assignee on this patent?
Lam Res Corp
What technology area does this patent fall under?
Primary CPC classification H10P14/69215. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 15 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).