Substrate treatment method using a block copolymer containing a hydrophilic and a hydrophobic polymers

US10418242B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10418242-B2
Application numberUS-201515512614-A
CountryUS
Kind codeB2
Filing dateSep 15, 2015
Priority dateSep 24, 2014
Publication dateSep 17, 2019
Grant dateSep 17, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A substrate treatment method of treating a substrate using a block copolymer containing a hydrophilic polymer and a hydrophobic polymer, includes: a resist pattern formation step of forming a predetermined resist pattern by a resist film on the substrate; a thin film formation step of forming a thin film for suppressing deformation of the resist pattern on a surface of the resist pattern; a block copolymer coating step of applying a block copolymer to the substrate after the formation of the thin film; and a polymer separation step of phase-separating the block copolymer into the hydrophilic polymer and the hydrophobic polymer.

First claim

Opening claim text (preview).

What is claimed: 1. A substrate treatment method of treating a substrate using a block copolymer containing a hydrophilic polymer and a hydrophobic polymer, the substrate treatment method comprising: a resist pattern formation step of forming a predetermined resist pattern by a resist film on the substrate; a thin film formation step of forming a thin film of 2 nm to 3 nm thickness for suppressing deformation of the resist pattern to cover a surface of the resist pattern with the thin film, wherein the thin film is a silicon-containing film; a block copolymer coating step of applying a block copolymer to the substrate after the formation of the thin film; and a polymer separation step of phase-separating the block copolymer into the hydrophilic polymer and the hydrophobic polymer. 2. The substrate treatment method according to claim 1 , wherein the silicon-containing film is formed by plasma processing, and wherein the plasma processing is performed by applying high-frequency power to an electrode containing silicon. 3. The substrate treatment method according to claim 1 , wherein the silicon-containing film is SiO, SiO 2 , or SiOC.

Assignees

Inventors

Classifications

  • characterised by the processes involved to create the masks · CPC title

  • characterised by their behaviours during the lithography processes, e.g. soluble masks or redeposited masks · CPC title

  • characterised by their composition, e.g. multilayer masks · CPC title

  • H10P76/00Primary

    Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography · CPC title

  • characterised by the construction of the processing chambers, e.g. modular processing chambers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10418242B2 cover?
A substrate treatment method of treating a substrate using a block copolymer containing a hydrophilic polymer and a hydrophobic polymer, includes: a resist pattern formation step of forming a predetermined resist pattern by a resist film on the substrate; a thin film formation step of forming a thin film for suppressing deformation of the resist pattern on a surface of the resist pattern; a blo…
Who is the assignee on this patent?
Tokyo Electron Ltd
What technology area does this patent fall under?
Primary CPC classification H10P76/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 17 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).