Correcting duty cycle and compensating for active clock edge shift

Patent metadata

Field	Value
Publication number	US-10355683-B2
Application number	US-201715854961-A
Country	US
Kind code	B2
Filing date	Dec 27, 2017
Priority date	Sep 25, 2017
Publication date	Jul 16, 2019
Grant date	Jul 16, 2019

Abstract

The present invention provides a system and method of correcting duty cycle (DC) and compensating for active clock edge shift. In an embodiment, the system includes at least one control circuit to receive DCC control signals and to output at least one first adjustment signal, at least one second adjustment signal, at least one first correction signal, and at least one second correction signal, at least one adjustment circuit to change a DC value of an input clock signal, at least one correction circuit to compensate for a shift of an active clock edge of the input clock signal, and where one of the at least one adjustment circuit and the at least one correction circuit is to receive the input clock signal and wherein one of the at least one adjustment circuit and the at least one correction circuit is to transmit a corrected output clock signal.

First claim

What is claimed is:

1. A method comprising:
receiving an input clock signal by one of a set of at least one adjustment circuit and at least one correction circuit, wherein the at least one correction circuit is logically coupled to the at least one adjustment circuit;
in response to receiving duty cycle correction control signals by at least one control circuit logically coupled to the at least one adjustment circuit and logically coupled to the at least one correction circuit, outputting at least one first adjustment signal, at least one second adjustment signal, at least one first correction signal, and at least one second correction signal, by the at least one control circuit;
in response to the at least one adjustment circuit receiving the at least one first adjustment signal on a first adjustment input of the at least one adjustment circuit and the at least one second adjustment signal on a second adjustment input of the at least one adjustment circuit, changing by the at least one adjustment circuit a duty cycle value of the input clock signal;
in response to the at least one correction circuit receiving the at least one first correction signal on a first correction input of the at least one correction circuit and the at least one second correction signal on a second correction input of the at least one correction circuit, compensating by the at least one correction circuit for a shift of an active clock edge of the input clock signal; and
in response to the at least one adjustment circuit receiving the at least one first adjustment signal and the at least one second adjustment signal and in response to the at least one correction circuit receiving the at least one first correction signal and the at least one second correction signal, transmitting a corrected output clock signal by one of the set of the at least one adjustment circuit and the at least one correction circuit.

2. The method of claim 1 further comprising in response to receiving a duty cycle control value of zero as delivered by the duty cycle correction control signals via the at least one control circuit, adding, by the at least one correction circuit, a correction delay to the active clock edge of the input clock signal and to an inactive clock edge of the input clock signal.

3. The method of claim 1 further comprising in response to receiving a positive duty cycle control value as delivered by the duty cycle correction control signals via the at least one control circuit,
adding, by the at least one adjustment circuit, an adjustment delay to an inactive clock edge of the input clock signal, and
adding, by the at least one correction circuit, a correction delay to the active clock edge of the input clock signal and to the inactive clock edge of the input clock signal.

4. The method of claim 1 further comprising in response to receiving a negative duty cycle control value as delivered by the duty cycle correction control signals via the at least one control circuit, adding, by the at least one adjustment circuit, an adjustment delay to the active clock edge of the input clock signal.

Assignees

• IBM

Inventors

• Koch Michael
• Ringe Matthias
• Arp Andreas
• Cilek Fatih

Classifications

• H03K5/133

  using a chain of active delay devices · CPC title

• H03K21/08

  Output circuits · CPC title

• H03K2005/00065

  by current control, e.g. by parallel current control transistors · CPC title

• H03K5/1565 Primary

  the output pulses having a constant duty cycle · CPC title

• H03K2005/00071

  by adding capacitance as a load · CPC title