Etchant and etching process for substrate of a semiconductor device

US10353147B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10353147-B2
Application numberUS-201615339446-A
CountryUS
Kind codeB2
Filing dateOct 31, 2016
Priority dateJan 24, 2013
Publication dateJul 16, 2019
Grant dateJul 16, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A system and method for manufacturing semiconductor devices is provided. An embodiment comprises using an etchant to remove a portion of a substrate to form an opening with a 45° angle with a major surface of the substrate. The etchant comprises a base, a surfactant, and an oxidant. The oxidant may be hydrogen peroxide.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device comprising: an optical bench substrate; an opening in the optical bench substrate, the opening having a bottom and side surfaces and having an angle of about 45° from a major surface of the optical bench substrate and having a bottom surface free from etching hillocks at least within a region having a width of about 50 μm; a reflective material covering the bottom and side surfaces of the opening from a first side of the opening to a second side of the opening opposite the first side; and a waveguide located within the opening. 2. The semiconductor device of claim 1 , further comprising a core material located within the opening. 3. The semiconductor device of claim 2 , further comprising a cladding material located within the opening. 4. The semiconductor device of claim 3 , wherein the core material has a refractive index higher than the cladding material. 5. The semiconductor device of claim 1 , further comprising a through via extending from a first side of the optical bench substrate to a second side of the optical bench substrate opposite the first side. 6. A semiconductor device comprising: an optical bench substrate; an opening for a reflective material in the optical bench substrate, the opening having a sidewall with an angle of about 45° from a major surface of the optical bench substrate; an etchant within the opening, the etchant comprising: a base at a concentration of between about 25%-wt and about 35%-wt; a surfactant at a concentration of between about 0.01%-wt and about 0.4%-wt; and an oxidant at a concentration of between about 0.1%-wt and about 0.2%-wt. 7. The semiconductor device of claim 6 , wherein the oxidant is H 2 O 2 . 8. The semiconductor device of claim 6 , wherein the oxidant is ozone. 9. The semiconductor device of claim 6 , wherein the oxidant is KMnO 4 . 10. The semiconductor device of claim 6 , wherein the base comprises KOH and the oxidant comprises H 2 O 2 . 11. The semiconductor device of claim 6 , wherein the surfactant comprises a sulfonate base. 12. A semiconductor device comprising: a semiconductor substrate; and an opening in the semiconductor substrate; an etchant within the opening, the etchant comprising: a base for removing material from a waveguide substrate covered with a patterned hardmask, the base having a concentration of between 25%-wt and about 35%-wt; a surfactant for modifying an angle of etching to about 45° from a major surface of the waveguide substrate, the surfactant reactable on the waveguide substrate to form an oil by-product, the surfactant having a concentration of between about 0.01%-wt and about 0.4%-wt; and an oxidant for oxidizing the waveguide substrate beneath the oil by-product, the oxidant having a concentration of between about 0.1%-wt and about 0.2%-wt. 13. The semiconductor device of claim 12 , wherein the oxidant is H 2 O 2 . 14. The semiconductor device of claim 12 , wherein the oxidant is ozone. 15. The semiconductor device of claim 12 , wherein the oxidant is KMnO 4 . 16. The semiconductor device of claim 12 , wherein the base comprises KOH and the oxidant comprises H 2 O 2 . 17. The semiconductor device of claim 12 , wherein the base comprises KOH and the oxidant comprises H 2 O 2 . 18. The semiconductor device of claim 17 , wherein the surfactant comprises a sulfonate base. 19. The semiconductor device of claim 17 , wherein the surfactant comprises alkyl polysaccharide. 20. The semiconductor device of claim 1 , further comprising a through via extending through the optical bench substrate.

Assignees

Inventors

Classifications

  • characterised by their behaviour during the process, e.g. soluble masks or redeposited masks · CPC title

  • H10P50/644Primary

    Anisotropic liquid etching (H10P50/61 takes precedence) · CPC title

  • Chemical etching · CPC title

  • containing an alkali metal hydroxide · CPC title

  • Coupling light guides with opto-electronic elements · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10353147B2 cover?
A system and method for manufacturing semiconductor devices is provided. An embodiment comprises using an etchant to remove a portion of a substrate to form an opening with a 45° angle with a major surface of the substrate. The etchant comprises a base, a surfactant, and an oxidant. The oxidant may be hydrogen peroxide.
Who is the assignee on this patent?
Taiwan Semiconductor Mfg Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10P50/644. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 16 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).