Rough layer for better anti-stiction deposition

US10273141B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10273141-B2
Application numberUS-201615138419-A
CountryUS
Kind codeB2
Filing dateApr 26, 2016
Priority dateApr 26, 2016
Publication dateApr 30, 2019
Grant dateApr 30, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A microelectromechanical systems (MEMS) package with roughness for high quality anti-stiction is provided. A device substrate is arranged over a support device. The device substrate comprises a movable element with a lower surface that is rough and that is arranged within a cavity. A dielectric layer is arranged between the support device and the device substrate. The dielectric layer laterally encloses the cavity. An anti-stiction layer lines the lower surface of the movable element. A method for manufacturing the MEMS package is also provided.

First claim

Opening claim text (preview).

What is claimed is: 1. A microelectromechanical systems (MEMS) package comprising: a device substrate arranged over a support device, wherein the device substrate comprises a movable element with a lower surface that has peaks and valleys and that is arranged within a cavity; a dielectric layer arranged between the support device and the device substrate, wherein the dielectric layer laterally encloses the cavity; a conductive via extending through the dielectric layer and the device substrate, from a bottom of the dielectric layer to a top of the device substrate, wherein a first lower surface portion of the device substrate and an upper surface of the dielectric layer directly contact each other at a first interface, and the first interface has a first profile of peaks and valleys, continuously from the conductive via to a sidewall of the cavity, wherein a second lower surface portion of the device substrate defines the lower surface of the movable element and is spaced from the dielectric layer, and wherein a lower surface of the conductive via overlies and conforms to the upper surface of the dielectric layer at a second interface having a second profile of peaks and valleys; and an anti-stiction layer lining the lower surface of the movable element. 2. The MEMS package according to claim 1 , further comprising: a capping device arranged over the device substrate and defining an upper surface of the cavity, wherein the movable element is suspended with the cavity. 3. The MEMS package according to claim 2 , wherein the cavity comprises a recess on a lower side of the capping device, and wherein the anti-stiction layer lines the recess on the lower side of the capping device. 4. The MEMS package according to claim 1 , wherein the dielectric layer is a thermal oxide layer, and wherein the device substrate is monocrystalline silicon. 5. The MEMS package according to claim 1 , wherein the movable element is configured to move within the cavity in proportion to external stimuli. 6. The MEMS package according to claim 1 , wherein the anti-stiction layer is a perfluorodecyltrichlorosilane (FDTS) monolayer. 7. The MEMS package according to claim 1 , wherein a region of the anti-stiction layer lining the lower surface of the movable element has a substantially uniform thickness, whereas another region of the anti-stiction layer overlying the region has a substantially non-uniform thickness. 8. The MEMS package according to claim 1 , wherein the support device comprises an interconnect structure, wherein the interconnect structure comprises an interlayer dielectric (ILD) layer and a stack of conductive features within the ILD layer, and wherein a top surface of the interconnect structure is uncovered by the anti-stiction layer and exposed directly to the cavity. 9. A microelectromechanical systems (MEMS) package comprising: a support device comprising an interconnect structure, wherein the interconnect structure comprises an interlayer dielectric (ILD) layer and a stack of conductive features within the ILD layer; a capping device arranged over the support device; a device substrate arranged between the support and capping devices, wherein the device substrate comprises a movable element arranged within a cavity between the support and capping devices, wherein a first lower surface portion of the device substrate defines a plurality of first protrusions, wherein a second lower surface portion of the device substrate defines a lower surface of the movable element, and wherein the lower surface of the movable element defines a plurality of second protrusions; a dielectric layer arranged over and bonded to the interconnect structure, and between the support device and the device substrate, wherein the dielectric layer laterally encloses the cavity, wherein the dielectric layer has an upper surface defining a plurality of recesses, wherein each recess of the plurality of recesses underlies and directly contacts a corresponding one of the first protrusions, and wherein each recess of the plurality of recesses has a profile matching a profile of the corresponding one of the first protrusions; an anti-stiction layer lining the lower surface of the movable element; and a pair of conductive pads stacked between the dielectric layer and the support device, wherein the conductive pads comprises a top conductive pad and a bottom conductive pad, wherein the top and bottom conductive pads directly contact at a eutectic bond interface, wherein the top conductive pad spaces the dielectric layer over the interconnect structure, such that the dielectric layer overhangs the interconnect structure and the cavity is directly between the interconnect structure and an overhanging portion of the dielectric layer, wherein the top conductive pad is in direct fluid communication with the cavity and extends continuously from the eutectic bond interface to a bottommost surface of the dielectric layer, wherein the top conductive pad comprises a pair of segments, and wherein the segments are respectively on opposite sides of the cavity and define sidewalls of the cavity. 10. The MEMS package according to claim 9 , wherein the dielectric layer has a pair of inner sidewalls in the cavity and respectively on the opposite sides of the cavity, wherein the dielectric layer has a pair of outer sidewalls outside of the cavity and respectively on the opposite sides, wherein the inner sidewalls are spaced between the outer sidewalls, and wherein the upper surface of the dielectric layer and the first lower surface portion of the device substrate directly contact each other, and have individual saw-toothed profiles, continuously from each of the outer sidewalls to a corresponding one of the inner sidewalls on a same side of the cavity as the outer sidewall. 11. The MEMS package according to claim 10 , further comprising: a through substrate via (TSV) extending through the device substrate and the dielectric layer to electrically couple with the interconnect structure, wherein the first lower surface portion of the device substrate and the upper surface of the dielectric layer directly contact each other, and respectively have a first saw toothed profile and a second saw toothed profile, continuously from the TSV to a sidewall of the pair of inner sidewalls of the dielectric layer in the cavity. 12. The MEMS package according to claim 9 , wherein the capping device comprises a bottom recess that partially defines the cavity and that is directly over the movable element. 13. The MEMS package according to claim 9 , wherein the anti-stiction layer extends continuously from a first sidewall of the anti-stiction layer to a second sidewall of the anti-stiction layer, wherein the first and second sidewalls of the anti-stiction layer respectively contact opposite sidewalls of the cavity, wherein the anti-stiction layer contacts top and bottom surfaces of the device substrate, a sidewall of the device substrate, and the capping device while extending continuously from the first sidewall of the anti-stiction layer to the second sidewall of the anti-stiction layer. 14. The MEMS package according to claim 9 , wherein the anti-stiction layer has a ring-shaped profile encircling and contacting the movable element, and wherein a bottom surface of the anti-stiction layer defines a plurality of third protrusions. 15. The MEMS package according to claim 9 , further comprising: a conductive via extending through the dielectric layer and the device substrate, from a bottom of the dielectric layer to a top of the device substrate, wherein a lower surface of the conductive via overlies and

Assignees

Inventors

Classifications

  • B81B3/0005Primary

    Anti-stiction coatings · CPC title

  • Other packages not provided for in groups B81B7/0035 - B81B7/0074 · CPC title

  • Roughening a surface · CPC title

  • Structures having a reduced contact area, e.g. with bumps or with a textured surface · CPC title

  • Depositing an anti-stiction or passivation coating, e.g. on the elastic or moving parts · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10273141B2 cover?
A microelectromechanical systems (MEMS) package with roughness for high quality anti-stiction is provided. A device substrate is arranged over a support device. The device substrate comprises a movable element with a lower surface that is rough and that is arranged within a cavity. A dielectric layer is arranged between the support device and the device substrate. The dielectric layer laterally…
Who is the assignee on this patent?
Taiwan Semiconductor Mfg Co Ltd
What technology area does this patent fall under?
Primary CPC classification B81B3/0005. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Tue Apr 30 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).