Semiconductor device, mechanical quantity measuring device, and semiconductor device fabricating method

US10247630B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10247630-B2
Application numberUS-201615742809-A
CountryUS
Kind codeB2
Filing dateJun 30, 2016
Priority dateJul 7, 2015
Publication dateApr 2, 2019
Grant dateApr 2, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor device includes a metal body; a bonding layer placed on the metal body; and a semiconductor chip placed on the bonding layer. The bonding layer includes a filler-containing first layer formed between the metal body and the semiconductor chip and a second layer bonded to the first layer and the semiconductor chip. The second layer has a thermal expansion coefficient higher than that of the first layer.

First claim

Opening claim text (preview).

The invention claimed is: 1. A semiconductor device comprising: a metal body; a bonding layer placed on the metal body; and a semiconductor chip placed on the bonding layer, wherein the bonding layer includes: a first layer that contains a filler and is formed between the metal body and the semiconductor chip, and a second layer bonded to the first layer and the semiconductor chip, wherein the second layer has a thermal expansion coefficient higher than that of the first layer and a thickness of the second layer is half as large as that of the first layer or less. 2. A semiconductor device comprising: a metal body; a bonding layer placed on the metal body; and a semiconductor chip placed on the bonding layer, wherein the bonding layer includes: a first layer that contains a filler and is formed between the metal body and the semiconductor chip, wherein a main component of the first layer is a material whose specific weight is larger than that of the filler, and a second layer bonded to the first layer and the semiconductor chip, wherein the second layer has a thermal expansion coefficient higher than that of the first layer. 3. A semiconductor device comprising: a metal body; a bonding layer placed on the metal body; and a semiconductor chip placed on the bonding layer, wherein the bonding layer includes: a first layer that contains a filler and is formed between the metal body and the semiconductor chip, wherein surface irregularities are formed on an interface side of the first layer due to protrusion of the filler therefrom, and a second layer bonded to the interface side of the first layer and the semiconductor chip, wherein the second layer has a thermal expansion coefficient higher than that of the first layer, and the second layer covers the surface irregularities on the first layer. 4. The semiconductor device according to claim 1 , wherein a main component of each of the first layer and the second layer is glass. 5. The semiconductor device according to claim 4 , wherein the main component of the second layer is glass with a melting temperature lower than that of the main component of the first layer. 6. The semiconductor device according to claim 1 , wherein the bonding layer further includes a third layer between the first layer and the metal body, the third layer having a thermal expansion coefficient higher than that of the first layer. 7. The semiconductor device according to claim 1 , wherein the semiconductor chip includes a sensor element. 8. A mechanical quantity measuring device comprising the semiconductor device of claim 1 , wherein the semiconductor chip includes a strain detector. 9. The semiconductor device according to claim 2 , wherein a main component of each of the first layer and the second layer is glass. 10. The semiconductor device according to claim 9 , wherein the main component of the second layer is glass with a melting temperature lower than that of the main component of the first layer. 11. The semiconductor device according to claim 2 , wherein the bonding layer further includes a third layer between the first layer and the metal body, the third layer having a thermal expansion coefficient higher than that of the first layer. 12. The semiconductor device according to claim 2 , wherein the semiconductor chip includes a sensor element. 13. A mechanical quantity measuring device comprising the semiconductor device of claim 2 , wherein the semiconductor chip includes a strain detector. 14. The semiconductor device according to claim 3 , wherein a main component of each of the first layer and the second layer is glass. 15. The semiconductor device according to claim 14 , wherein the main component of the second layer is glass with a melting temperature lower than that of the main component of the first layer. 16. The semiconductor device according to claim 3 , wherein the bonding layer further includes a third layer between the first layer and the metal body, the third layer having a thermal expansion coefficient higher than that of the first layer. 17. The semiconductor device according to claim 3 , wherein the semiconductor chip includes a sensor element. 18. A mechanical quantity measuring device comprising the semiconductor device of claim 3 , wherein the semiconductor chip includes a strain detector.

Assignees

Inventors

Classifications

  • Connecting techniques · CPC title

  • of outermost layers of multilayered die-attach connectors, e.g. material of a coating · CPC title

  • not comprising solid metals or solid metalloids, e.g. ceramics · CPC title

  • of outermost layers of multilayered die-attach connectors, e.g. coating not being conformal on a core · CPC title

  • Cross-sectional shape, i.e. in side view · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10247630B2 cover?
A semiconductor device includes a metal body; a bonding layer placed on the metal body; and a semiconductor chip placed on the bonding layer. The bonding layer includes a filler-containing first layer formed between the metal body and the semiconductor chip and a second layer bonded to the first layer and the semiconductor chip. The second layer has a thermal expansion coefficient higher than t…
Who is the assignee on this patent?
Hitachi Automotive Systems Ltd
What technology area does this patent fall under?
Primary CPC classification G01L9/0055. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Apr 02 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).