Device for single molecule detection and fabrication methods thereof
US-2016187282-A1 · Jun 30, 2016 · US
US10125420B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10125420-B2 |
| Application number | US-201715728412-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 9, 2017 |
| Priority date | Jul 26, 2016 |
| Publication date | Nov 13, 2018 |
| Grant date | Nov 13, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A molecular sensor includes a substrate defining a substrate plane, and a plurality of pairs of electrode sheets above or below the substrate at an angle to the substrate plane. The molecular sensor further includes a plurality of inner dielectric sheets between each electrode sheet in each pair of electrode sheets of the plurality of pairs, and an outer dielectric sheet between each pair of electrode sheets of the plurality of pairs.
Opening claim text (preview).
What is claimed is: 1. A method of manufacturing a structure usable in a molecular sensor device, the method comprising: forming a stack comprising: providing a first outer dielectric layer; depositing a first electrode layer on the first outer dielectric layer; depositing an inner dielectric layer having a first thickness on the first electrode layer; depositing a second electrode layer on the inner dielectric layer; and depositing a second outer dielectric layer having a second thickness on the second electrode layer, wherein the second thickness of the second outer dielectric layer is at least one order of magnitude greater than the first thickness of the inner dielectric layer; slicing through the stack at least once at an angle to the layers in the stack to form a plurality of chips from the sliced portions of the stack; attaching the plurality of chips to a substrate so that the sliced portions of the first electrode layer and the second electrode layer form a plurality of pairs of electrode sheets at an angle to a substrate plane defined by the substrate, and so that the sliced portions of the inner dielectric layer forms a plurality of inner dielectric sheets with each inner dielectric sheet between each electrode sheet in each pair of electrode sheets; and forming a groove located on an exposed end portion of each inner dielectric sheet. 2. The method of claim 1 , wherein forming the stack further includes repeating the deposition of the first electrode layer, the inner dielectric layer, the second electrode layer, and the second outer dielectric layer at least once so that each chip of the plurality of chips includes multiple pairs of electrode sheets. 3. The method of claim 1 , further comprising depositing a dielectric cover layer at an angle or perpendicular to the plurality of pairs of electrode sheets opposite the substrate to define a gap exposing a portion of the plurality of pairs of electrode sheets. 4. The method of claim 1 , further comprising roughening an exposed edge of each electrode sheet. 5. The method of claim 1 , further comprising depositing a gate electrode parallel to the substrate plane and perpendicular to an electrode plane defined by an electrode sheet in the plurality of pairs of electrode sheets. 6. The method of claim 1 , further comprising forming a plurality of channels, each channel arranged to introduce a fluid to exposed portions of at least two pairs of electrode sheets of the plurality of pairs of electrode sheets. 7. The method of claim 1 , wherein the groove is formed by etching the inner dielectric sheet using an etching process selecting from the group consisting of RIE, sputter etch, and a chemical etch. 8. The method of claim 1 , wherein each of the inner dielectric sheets is no more than 50 nm thick. 9. The method of claim 1 , further comprising connecting a plurality of lead conductors to the plurality of pairs of electrode sheets with each lead conductor connected to a respective electrode sheet.
Methods for sequencing · CPC title
involving nanosized elements, e.g. nanogaps or nanoparticles (nanopores G01N33/48721; magnetic beads G01N27/745) · CPC title
Biosensors; Chemical sensors · CPC title
Electrodes · CPC title
Static structures not provided for in groups B81C1/00031 - B81C1/00119 · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.