Electron gas confinement heterojunction transistor

US10050112B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10050112-B2
Application numberUS-201715423968-A
CountryUS
Kind codeB2
Filing dateFeb 3, 2017
Priority dateFeb 4, 2016
Publication dateAug 14, 2018
Grant dateAug 14, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A high electron mobility heterojunction transistor, including a first GaN layer; a second, p-doped GaN layer on top of the first layer, including magnesium as a p-type dopant, the concentration of which is at least equal to 5*1016 cm−3 and at most equal to 2*1018 cm−3, the thickness of the second GaN layer being between 20 and 50 nm; a third, n-doped GaN layer on top of the second GaN layer in order to form a depleted p-n junction; a fourth GaN layer, which is not intentionally doped, on top of the third GaN layer; a semiconductor layer plumb with the fourth GaN layer, which is not intentionally doped, in order to form an electron gas layer.

First claim

Opening claim text (preview).

The invention claimed is: 1. A high electron mobility heterojunction transistor, comprising: a first GaN layer; a second, p-doped GaN layer formed on top of the first GaN layer, this second GaN layer including magnesium forming a p-type dopant, the concentration of magnesium in the second GaN layer being at least equal to 5*10 16 cm −3 and at most equal to 2*10 18 cm −3 , the thickness of said second GaN layer being between 20 and 50 nm; a third, n-doped GaN layer formed on top of the second GaN layer so as to form a depleted p-n junction; a fourth GaN layer, which is not intentionally doped, formed on top of the third GaN layer; a semiconductor layer formed plumb with the fourth GaN layer, which is not intentionally doped, in order to form an electron gas layer. 2. The heterojunction transistor according to claim 1 , in which the third GaN layer includes silicon forming an n-type dopant. 3. The heterojunction transistor according to claim 2 , in which the concentration of silicon in the third GaN layer is at least equal to 1.5*10 16 cm −3 . 4. The heterojunction transistor according to claim 2 , in which the concentration of silicon in the third GaN layer is at most equal to 2*10 18 cm −3 . 5. The heterojunction transistor according to claim 1 , in which the thickness of said third GaN layer is between 10 and 100 nm. 6. The heterojunction transistor according to claim 1 , in which the dopant concentration of said fourth layer is less than 1*10 16 cm −3 . 7. The heterojunction transistor according to claim 1 , in which the thickness of said fourth layer is between 50 and 100 nm. 8. The heterojunction transistor according to claim 1 , in which the carbon concentration of said first GaN layer is greater than that of the second and third GaN layers. 9. The heterojunction transistor according to claim 1 , in which said semiconductor layer includes AlGaN. 10. A high electron mobility heterojunction transistor, comprising: a first GaN layer; a second, p-doped GaN layer formed on top of the first GaN layer, this second GaN layer including magnesium forming a p-type dopant, the concentration of magnesium in the second GaN layer being at least equal to 5*10 16 cm −3 and at most equal to 2*10 18 cm −3 , the thickness of said second GaN layer being between 20 and 50 nm; a third, n-doped GaN layer formed on top of the second GaN layer so as to form a depleted p-n junction; a fourth GaN layer, which is not intentionally doped, formed on top of the third GaN layer; a semiconductor layer formed plumb with the fourth GaN layer, which is not intentionally doped, in order to form an electron gas layer, and further comprising another semiconductor layer, made of AlN, the thickness of which is between 0.5 and 2 nm, positioned between the fourth GaN layer and said semiconductor layer formed plumb with the fourth GaN layer.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10050112B2 cover?
A high electron mobility heterojunction transistor, including a first GaN layer; a second, p-doped GaN layer on top of the first layer, including magnesium as a p-type dopant, the concentration of which is at least equal to 5*1016 cm−3 and at most equal to 2*1018 cm−3, the thickness of the second GaN layer being between 20 and 50 nm; a third, n-doped GaN layer on top of the second GaN layer in …
Who is the assignee on this patent?
Commissariat Energie Atomique
What technology area does this patent fall under?
Primary CPC classification H01L29/207. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 14 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).