Registration mark formation during sidewall image transfer process

US10043760B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10043760-B2
Application numberUS-201715794637-A
CountryUS
Kind codeB2
Filing dateOct 26, 2017
Priority dateFeb 25, 2015
Publication dateAug 7, 2018
Grant dateAug 7, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods of forming a registration mark such as an alignment mark or overlay mark during formation of sub-lithographic structures are provided. Methods may include forming a plurality of mandrels over a hard mask over a semiconductor layer, each mandrel including a spacer adjacent thereto. At least one mandrel is selected of the plurality of mandrels and a mask is formed over the at least one selected mandrel. The plurality of mandrels are removed leaving the spacers, the mask preventing removal of the at least one selected mandrel. The mask is removed. A first etching patterns the sub-lithographic structures and the registration mark into the hard mask using the spacers as a pattern of the sub-lithographic structure and the at least one selected mandrel and adjacent spacer for the registration mark. A second etching forms the sub-lithographic structures in the semiconductor layer using the patterned hard mask and to form the registration mark in the semiconductor layer using the at least one selected mandrel and the patterned hard mask.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of forming a registration mark, the method comprising: forming a plurality of mandrels over a hard mask over a semiconductor layer; forming a conformal spacer material covering a top and side of the mandrels and in between the mandrels; selecting at least one selected mandrel and forming a mask over the at least one selected mandrel; forming a spacer adjacent each of an uncovered group of the plurality of the mandrels that are uncovered by the mask; removing the uncovered group of mandrels leaving the spacers; removing the mask; a first etching to pattern the sub-lithographic structures into the hard mask, using the spacers as a pattern of the sub-lithographic structure; and a second etching to: form the sub-lithographic structures in the semiconductor layer using the patterned hard mask, and form the registration mark over the semiconductor layer using the at least one selected mandrel. 2. The method of claim 1 , wherein the second etching includes etching to remove the spacers and etching the semiconductor layer using the patterned hard mask and the at least one selected mandrel as a mask. 3. The method of claim 1 , wherein each mandrel includes a material selected from the group consisting of: polysilicon, amorphous silicon, and amorphous carbon. 4. The method of claim 1 , further comprising forming a lithographic semiconductor structure using the mask in a region of the substrate distal to the sub-lithographic structures. 5. The method of claim 1 , wherein the forming of the plurality of mandrels over a semiconductor layer and the spacer forming includes: depositing and patterning a material into the plurality of mandrels; depositing a spacer layer over each mandrel; and etching to form the spacer adjacent each of the plurality of mandrels, expose a surface of the hard mask between the mandrels and expose a top of each mandrel. 6. The method of claim 1 , wherein the forming of the plurality of mandrels, the mask forming and the spacer forming includes: depositing and patterning a material into the plurality of mandrels; depositing a spacer layer over each mandrel; selecting the at least one selected mandrel and forming the mask over the at least one selected mandrel of the plurality of mandrels; and etching to form the spacers adjacent each of the uncovered group of the plurality of mandrels uncovered by the mask, expose a surface of the hard mask between the uncovered group of the plurality of mandrels and expose a top of each of the uncovered group of the plurality of mandrels. 7. The method of claim 6 , wherein a portion of the spacer layer over the hard mask and adjacent each mandrel is covered by the mask. 8. The method of claim 6 , wherein the registration mark includes a portion of each mandrel covered by the mask. 9. The method of claim 1 , wherein the hard mask includes a silicon nitride layer and a silicon oxide layer.

Assignees

Inventors

Classifications

  • characterised by the processes involved to create the masks · CPC title

  • characterised by their composition, e.g. multilayer masks · CPC title

  • characterised by the process involved to create the mask, e.g. lift-off masks or sidewalls or to modify the mask · CPC title

  • characterised by their composition, e.g. multilayer masks or materials · CPC title

  • by chemical means · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10043760B2 cover?
Methods of forming a registration mark such as an alignment mark or overlay mark during formation of sub-lithographic structures are provided. Methods may include forming a plurality of mandrels over a hard mask over a semiconductor layer, each mandrel including a spacer adjacent thereto. At least one mandrel is selected of the plurality of mandrels and a mask is formed over the at least one se…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification H10W46/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 07 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 7 related publications on this page (citations in our corpus or others sharing the same primary CPC).