Etched trenches in bond materials for die singulation, and associated systems and methods

US10020432B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10020432-B2
Application numberUS-201514617668-A
CountryUS
Kind codeB2
Filing dateFeb 9, 2015
Priority dateMar 8, 2012
Publication dateJul 10, 2018
Grant dateJul 10, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Etched trenches in a bond material for die singulation, and associated systems and methods are disclosed. A method for solid state transducer device singulation in accordance with one embodiment includes forming a plurality of trenches by etching through a metallic bond material forming a bond between a carrier substrate and a plurality of the dies and singulating the carrier substrate along the trenches to separate the dies. In particular embodiments, the trenches extend into the carrier substrate. In further particular embodiments, the dies are at least partially encapsulated in a dielectric material.

First claim

Opening claim text (preview).

We claim: 1. A substrate, comprising: a plurality of SST dies, wherein individual SST dies include a first semiconductor material, a second semiconductor material, an active material between the first and second semiconductor materials, and one or more contacts over the second semiconductor material; a bond material adjacent the first semiconductor material and attached to the plurality of SST dies; a silicon carrier substrate attached to the bond material, wherein one or more trenches extend through the first semiconductor material, active material, second semiconductor material, and bond material between neighboring SST dies, and wherein individual trenches have diverging lateral side portions and a bottom curved portion at least partially formed by the silicon carrier substrate; and a protective material at least partially encapsulating the SST dies, wherein the protective material is adhered to the lateral side portions of the trenches, and wherein the contacts are only partially encapsulated by the protective material. 2. The substrate of claim 1 wherein the contacts are N-contacts. 3. The substrate of claim 2 wherein the N-contacts are electrically connected to the second semiconductor material of the individual SST dies, the substrate further comprising P-contacts electrically connected to the first semiconductor material of the individual SST dies. 4. The substrate of claim 1 wherein the protective material at least partially covers the bottom curved portion of individual trenches. 5. The substrate of claim 1 wherein the curved portion at least partially formed by the silicon carrier substrate is completely covered by the protective material. 6. The substrate of claim 1 wherein the lateral side portions are at least partially formed by the bond material and share a continuous curved surface with the curved portion at least partially formed by the silicon carrier substrate. 7. The substrate of claim 1 wherein the bond material comprises a metal or a metal alloy. 8. The substrate of claim 7 wherein the bond material comprises a first layer including tin (Sn), a second layer including tin, and a third layer, between the first and second layers, including nickel (Ni). 9. The substrate of claim 1 wherein the bottom curved portion of the individual trenches are part of an undercut portion beneath the individual SST dies. 10. An SST device, comprising: an SST die having a first side including a plurality of contacts, a second side opposite the first side, and lateral side portions between the first and second sides; a bond material attached to the SST die at the second side; a silicon carrier substrate attached to the bond material, wherein an indentation extends through the SST die and bond material and at least partially through the silicon carrier substrate, wherein the indentation through the bond material and the silicon carrier substrate forms adjacent portions of a continuous curved surface, and wherein a width of the indentation increases in a direction away from the contacts; and a protective material at least partially covering side portions of the SST die, a portion of each of the contacts, and a portion of the indentation of the silicon carrier substrate.

Assignees

Inventors

Classifications

  • batch processes · CPC title

  • comprising solid metals or solid metalloids, e.g. PbSn, Ag or Cu · CPC title

  • relative to the surface, e.g. recessed, protruding · CPC title

  • by plating, e.g. electroless plating or electroplating · CPC title

  • with parts of the auxiliary support remaining in the finished device · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10020432B2 cover?
Etched trenches in a bond material for die singulation, and associated systems and methods are disclosed. A method for solid state transducer device singulation in accordance with one embodiment includes forming a plurality of trenches by etching through a metallic bond material forming a bond between a carrier substrate and a plurality of the dies and singulating the carrier substrate along th…
Who is the assignee on this patent?
Micron Technology Inc
What technology area does this patent fall under?
Primary CPC classification H10P72/7402. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 10 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).