Liquid crystal display device and semiconductor device

US10001678B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10001678-B2
Application numberUS-201715649756-A
CountryUS
Kind codeB2
Filing dateJul 14, 2017
Priority dateMay 16, 2006
Publication dateJun 19, 2018
Grant dateJun 19, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

By increasing an interval between electrodes which drives liquid crystals, a gradient of an electric field applied between the electrodes can be controlled and an optimal electric field can be applied between the electrodes. The invention includes a first electrode formed over a substrate, an insulating film formed over the substrate and the first electrode, a thin film transistor including a semiconductor film in which a source, a channel region, and a drain are formed over the insulating film, a second electrode located over the semiconductor film and the first electrode and including first opening patterns, and liquid crystals provided over the second electrode.

First claim

Opening claim text (preview).

What is claimed is: 1. A liquid crystal display device comprising: a gate wiring; a wiring along the gate wiring, wherein the wiring comprises a material same as the gate wiring; a source wiring comprising a first region intersecting with the gate wiring and a second region intersecting with the wiring; a semiconductor layer comprising a channel formation region of a transistor; a first conductive layer electrically connected to the semiconductor layer, wherein the first conductive layer comprises a material same as the source wiring; a first electrode electrically connected to the semiconductor layer through the first conductive layer; a second conductive layer comprising: a third region over and overlapping with the first electrode; and a fourth region intersecting with the gate wiring and not overlapping with the source wiring in a region between the gate wiring and the wiring; and a liquid crystal over the first electrode and the second conductive layer, wherein the wiring is electrically connected to the second conductive layer and does not comprise a region overlapping with the first conductive layer. 2. The liquid crystal display device according to claim 1 , wherein the first electrode does not comprise an opening. 3. The liquid crystal display device according to claim 1 , wherein the second conductive layer comprises openings. 4. The liquid crystal display device according to claim 1 , comprising a first insulating film over the first electrode, wherein the gate wiring and the wiring are positioned over the first insulating film. 5. The liquid crystal display device according to claim 1 , comprising a third conductive layer electrically connecting the first electrode to the first conductive layer. 6. A liquid crystal display device comprising: a first pixel; a second pixel adjacent to the first pixel in a direction along a source wiring; a third pixel adjacent to the first pixel in a direction along a gate wiring; and a wiring comprising a material same as the gate wiring; wherein each of the first pixel, the second pixel, and the third pixel comprises: a semiconductor layer comprising a channel formation region of a transistor; a first conductive layer comprising a material same as the source wiring and electrically connected to the semiconductor layer; and a liquid crystal element comprising: a first electrode electrically connected to the semiconductor layer through the first conductive layer; a second electrode comprising a region overlapping with the first electrode; and a liquid crystal over the first electrode and the second electrode, wherein: the second electrode in the first pixel and the second electrode in the second pixel are part of a second conductive layer continuously provided over the first pixel and the second pixel; in each of the first pixel, the second pixel, and the third pixel, the source wiring does not comprise a region overlapping with the second conductive layer; the second electrode in the first pixel is electrically connected to the second electrode of the third pixel through the wiring; and the wiring does not comprise a region overlapping with the first conductive layer in any of the first pixel, the second pixel, and the third pixel. 7. The liquid crystal display device according to claim 6 , wherein the first electrode does not comprise an opening. 8. The liquid crystal display device according to claim 6 , wherein the second electrode comprises openings. 9. The liquid crystal display device according to claim 6 , comprising a first insulating film over the first electrode, wherein the gate wiring and the wiring are positioned over the first insulating film. 10. The liquid crystal display device according to claim 6 , comprising a third conductive layer electrically connecting the first electrode to the first conductive layer. 11. A liquid crystal display device comprising: a plurality of source wirings comprising a first source wiring and a second source wiring; a plurality of gate wirings comprising a first gate wiring and a second gate wiring, the plurality of gate wirings each intersecting with the plurality of source wirings; a plurality of wirings comprising a first wiring adjacent to the second gate wiring, the plurality of wirings intersecting with the plurality of source wirings; a first pixel defined by the first source wiring and the first gate wiring comprising: a first transistor comprising a first semiconductor film; and a first pixel electrode electrically connected to the first transistor; a second pixel defined by the first source wiring and the second gate wiring comprising: a second transistor comprising a second semiconductor film; and a second pixel electrode electrically connected to the second transistor; a third pixel defined by the second source wiring and the first gate wiring comprising: a third transistor comprising a third semiconductor film; and a third pixel electrode electrically connected to the third transistor; a fourth pixel defined by the second source wiring and the second gate wiring comprising:  a fourth transistor comprising a fourth semiconductor film; and  a fourth pixel electrode electrically connected to the fourth transistor;  a first arrangement of a common electrode continuously provided along the first source wiring and over the first pixel electrode and the second pixel electrode;  a second arrangement of the common electrode continuously provided along the second source wiring and over the third pixel electrode and the fourth pixel electrode, wherein the second arrangement of the common electrode is electrically connected to the first arrangement of the common electrode through the plurality of wirings; and  a liquid crystal over the common electrode, wherein: the first semiconductor film, the second semiconductor film, the third semiconductor film, and the fourth semiconductor film are each positioned over a gate insulating film positioned over the plurality of gate wirings and the plurality of wirings; the common electrode is positioned over a first insulating film positioned over the plurality of source wirings; the common electrode is in contact with the first wiring through a contact hole provided in the gate insulating film; and each of the first arrangement of the common electrode and the second arrangement of the common electrode does not overlap with the plurality of source wirings. 12. The liquid crystal display device according to claim 11 , each of the first pixel electrode, the second pixel electrode, the third pixel electrode, and the fourth pixel electrode is electrically connected to corresponding one of the first transistor, the second transistor, the third transistor, and the fourth transistor through a conductive film positioned over the first insulating film. 13. The liquid crystal display device according to claim 11 , comprising a second insulating film over the first pixel electrode, wherein the plurality of gate wirings and the plurality of wirings are positioned over the second insulating film. 14. The liquid crystal display device according to claim 11 , wherein the common electrode does not overlap with any of the first semiconductor film, the second semiconductor film, the third semiconductor film, and the fourth semiconductor film.

Assignees

Inventors

Classifications

  • Structures for producing distorted electric fields, e.g. bumps, protrusions, recesses, slits in pixel electrodes · CPC title

  • common or background · CPC title

  • in which the switching element is a three-electrode device {(G02F1/136277 takes precedence)} · CPC title

  • Insulating layers (G02F1/1335, G02F1/1337, G02F1/135, G02F1/136 take precedence) · CPC title

  • formed on a semiconductor substrate, e.g. of silicon · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10001678B2 cover?
By increasing an interval between electrodes which drives liquid crystals, a gradient of an electric field applied between the electrodes can be controlled and an optimal electric field can be applied between the electrodes. The invention includes a first electrode formed over a substrate, an insulating film formed over the substrate and the first electrode, a thin film transistor including a s…
Who is the assignee on this patent?
Semiconductor Energy Lab
What technology area does this patent fall under?
Primary CPC classification G02F1/134363. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jun 19 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).