Synchronization of clock domains on a data network
US-2025211350-A1 · Jun 26, 2025 · US
This page is not indexed by search engines while we improve data quality.
Reinbold Lukas patents
Reinbold Lukas is listed as an inventor on 10 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Reinbold Lukas |
| Total patents | 10 |
| First publication | Oct 24, 2017 |
| Latest publication | Jun 26, 2025 |
Notable patents
Publications ranked by popularity score, then publication date.
Synchronization of clock domains on a data network
US-12273186-B2 · Apr 8, 2025 · US
Synchronization of clock domains on a data network
US-2022271853-A1 · Aug 25, 2022 · US
Network packet generator employing multiple header templates and configurable hardware registers
US-10673994-B2 · Jun 2, 2020 · US
Distributed checksum calculation for communication packets
US-10560357-B2 · Feb 11, 2020 · US
Low-latency pipeline for media-to-ethernet frame packaging
US-10469633-B2 · Nov 5, 2019 · US
Low-Latency Pipeline for Media-To-Ethernet Frame Packaging
US-2019306287-A1 · Oct 3, 2019 · US
Network Packet Generator Employing Multiple Header Templates and Configurable Hardware Registers
US-2019306288-A1 · Oct 3, 2019 · US
Distributed Checksum Calculation for Communication Packets
US-2019166027-A1 · May 30, 2019 · US
Method and apparatus for ordering packets, associated with different streams of data, in a single queue prior to transmission of the packets in a network
US-9800698-B1 · Oct 24, 2017 · US
Recent patents
Latest publications not already listed above.
No data yet.
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Marvell World Trade Ltd | 6 |
| Marvell Asia Pte Ltd | 3 |
| Marvell Int Ltd | 2 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| H04L12/46 | 6 |
| H04L69/324 | 5 |
| H04L69/08 | 4 |
| H04L7/005 | 4 |
| H04L47/36 | 4 |