Synchronous differential signaling protocol
US-10305671-B2 · May 28, 2019 · US
This page is not indexed by search engines while we improve data quality.
Ramakrishnan Muraleedharan patents
Ramakrishnan Muraleedharan is listed as an inventor on 4 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Ramakrishnan Muraleedharan |
| Total patents | 4 |
| First publication | Nov 24, 2016 |
| Latest publication | May 28, 2019 |
Notable patents
Publications ranked by popularity score, then publication date.
Synchronous, internal clock edge alignment for integrated circuit testing
US-10128828-B2 · Nov 13, 2018 · US
Synchronous, internal clock edge alignment for integrated circuit testing
US-2017310315-A1 · Oct 26, 2017 · US
Synchronous differential signaling protocol
US-2016344536-A1 · Nov 24, 2016 · US
Recent patents
Latest publications not already listed above.
No data yet.
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Cirrus Logic Int Semiconductor Ltd | 4 |
| Cirrus Logic Inc | 2 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G01R31/31726 | 2 |
| H03K5/26 | 2 |
| H03K5/135 | 2 |
| H04L7/0008 | 2 |
| Y02D10/00 | 2 |