Application programming interface to share memory between groups of blocks of threads
US-12578993-B2 · Mar 17, 2026 · US
This page is not indexed by search engines while we improve data quality.
Marathe Jaydeep patents
Marathe Jaydeep is listed as an inventor on 48 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Marathe Jaydeep |
| Total patents | 48 |
| First publication | May 21, 2015 |
| Latest publication | Mar 17, 2026 |
Notable patents
Publications ranked by popularity score, then publication date.
Code generation based on processor usage
US-2026072661-A1 · Mar 12, 2026 · US
Application programming interface to schedule thread blocks
US-12572381-B2 · Mar 10, 2026 · US
Method and system for multiple embedded device links in a host executable
US-2026050453-A1 · Feb 19, 2026 · US
Application programming interface to indicate thread blocks
US-12554534-B2 · Feb 17, 2026 · US
Techniques for using contextual information
US-2026004381-A1 · Jan 1, 2026 · US
Method and system for multiple embedded device links in a host executable
US-12487837-B2 · Dec 2, 2025 · US
Optimizing compilation of program code
US-2025328325-A1 · Oct 23, 2025 · US
Precompiled entity identification
US-2025315231-A1 · Oct 9, 2025 · US
Code generation based on processor usage
US-12423076-B1 · Sep 23, 2025 · US
Recent patents
Latest publications not already listed above.
Techniques for using contextual information
US-12243118-B2 · Mar 4, 2025 · US
Application programming interface to share memory between groups of blocks of threads
US-2024036957-A1 · Feb 1, 2024 · US
Application programming interface to indicate thread blocks
US-2024036951-A1 · Feb 1, 2024 · US
Application programming interface to indicate attribute limitations
US-2024036955-A1 · Feb 1, 2024 · US
Application programming interface to indicate scheduling policies
US-2024036953-A1 · Feb 1, 2024 · US
Application programming interface to perform a scheduling policy
US-2024036915-A1 · Feb 1, 2024 · US
Application programming interface to indicate performance of barrier instruction
US-2024036944-A1 · Feb 1, 2024 · US
Application programming interface to indicate block maximum
US-2024036917-A1 · Feb 1, 2024 · US
Application programming interface to indicate attributes of groups of blocks of threads
US-2024036954-A1 · Feb 1, 2024 · US
Application programming interface to indicate performance of barrier instruction and stop performance of threads
US-2024036956-A1 · Feb 1, 2024 · US
Application programming interface to indicate parallel scheduling maximum
US-2024036916-A1 · Feb 1, 2024 · US
Application programming interface to schedule thread blocks
US-2024036952-A1 · Feb 1, 2024 · US
Application programming interface to stop performance of threads
US-2024036945-A1 · Feb 1, 2024 · US
Application programming interface to generate kernels
US-2024036918-A1 · Feb 1, 2024 · US
Techniques to selectively store data
US-2023305845-A1 · Sep 28, 2023 · US
Techniques for using contextual information
US-2023222619-A1 · Jul 13, 2023 · US
Application programming interface to retrieve data
US-2023087457-A1 · Mar 23, 2023 · US
System and method of controlling cache memory residency
US-2022365882-A1 · Nov 17, 2022 · US
Datatype conversion technique
US-2022365750-A1 · Nov 17, 2022 · US
System and method for compiler support for compile time customization of code
US-2019196797-A1 · Jun 27, 2019 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Nvidia Corp | 48 |
| Marathe Jaydeep | 1 |
| Grover Vinod | 1 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G06F9/522 | 21 |
| G06F9/3851 | 21 |
| G06F9/544 | 17 |
| G06F9/545 | 17 |
| G06F9/4881 | 16 |