Memory transaction queue bypass based on configurable address and bandwidth conditions
US-12541460-B2 · Feb 3, 2026 · US
This page is not indexed by search engines while we improve data quality.
Mandava Sreenivas patents
Mandava Sreenivas is listed as an inventor on 28 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Mandava Sreenivas |
| Total patents | 28 |
| First publication | Feb 23, 2016 |
| Latest publication | Feb 3, 2026 |
Notable patents
Publications ranked by popularity score, then publication date.
Hardware traffic generator using linear feedback shift registers for testing of memory subsystems
US-2026029964-A1 · Jan 29, 2026 · US
Detection of data corruption in memory address decode circuitry
US-12417042-B2 · Sep 16, 2025 · US
Method and apparatus for memory chip row hammer threat backpressure signal and host side response
US-12347507-B2 · Jul 1, 2025 · US
Deferred ECC (error checking and correction) memory initialization by memory scrub hardware
US-12321622-B2 · Jun 3, 2025 · US
Adaptive error correction to improve system memory reliability, availability, and serviceability (RAS)
US-12235720-B2 · Feb 25, 2025 · US
Temperature-based runtime variability in victim address selection for probabilistic schemes for row hammer
US-12099388-B2 · Sep 24, 2024 · US
Adaptive error correction to improve system memory reliability, availability, and serviceability (ras)
US-2024061741-A1 · Feb 22, 2024 · US
Memory transaction queue bypass based on configurable address and bandwidth conditions
US-2022179797-A1 · Jun 9, 2022 · US
Address generation for adaptive double device data correction sparing
US-2022108764-A1 · Apr 7, 2022 · US
Recent patents
Latest publications not already listed above.
Detection of data corruption in memory address decode circuitry
US-2022091764-A1 · Mar 24, 2022 · US
Deferred ecc (error checking and correction) memory initialization by memory scrub hardware
US-2021382640-A1 · Dec 9, 2021 · US
Data scrambler to mitigate row hammer corruption
US-2021382638-A1 · Dec 9, 2021 · US
Method and apparatus for memory chip row hammer threat backpressure signal and host side response
US-2021264999-A1 · Aug 26, 2021 · US
Temperature-based runtime variability in victim address selection for probabilistic schemes for row hammer
US-2021109577-A1 · Apr 15, 2021 · US
Fast boot up memory controller
US-10552643-B2 · Feb 4, 2020 · US
Apparatus and method for system physical address to memory module address translation
US-10162761-B2 · Dec 25, 2018 · US
Techniques for probabilistic dynamic random access memory row repair
US-10102886-B2 · Oct 16, 2018 · US
Apparatus and method for a non-power-of-2 size cache in a first level memory device to cache data present in a second level memory device
US-10042562-B2 · Aug 7, 2018 · US
Fast boot up memory controller
US-2018181336-A1 · Jun 28, 2018 · US
Apparatus and method for a non-power-of-2 size cache in a first level memory device to cache data present in a second level memory device
US-2018004433-A1 · Jan 4, 2018 · US
Techniques for determining victim row addresses in a volatile memory
US-9824754-B2 · Nov 21, 2017 · US
Apparatus and method for a non-power-of-2 size cache in a first level memory device to cache data present in a second level memory device
US-9747041-B2 · Aug 29, 2017 · US
Apparatus and method for a non-power-of-2 size cache in a first level memory device to cache data present in a second level memory device
US-2017185315-A1 · Jun 29, 2017 · US
Techniques for Probabilistic Dynamic Random Access Memory Row Repair
US-2017103795-A1 · Apr 13, 2017 · US
Techniques for probabilistic dynamic random access memory row repair
US-9449671-B2 · Sep 20, 2016 · US
Techniques for Determining Victim Row Addresses in a Volatile Memory
US-2016224262-A1 · Aug 4, 2016 · US
Techniques for determining victim row addresses in a volatile memory
US-9269436-B2 · Feb 23, 2016 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Intel Corp | 28 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G11C11/406 | 8 |
| G06F3/0659 | 8 |
| Y02D10/00 | 7 |
| G06F11/1048 | 7 |
| G06F3/0611 | 7 |