LGA socket pins for improved differential signaling performance
US-12563686-B2 · Feb 24, 2026 · US
This page is not indexed by search engines while we improve data quality.
Liu Mo patents
Liu Mo is listed as an inventor on 19 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Liu Mo |
| Total patents | 19 |
| First publication | Mar 29, 2016 |
| Latest publication | Feb 24, 2026 |
Notable patents
Publications ranked by popularity score, then publication date.
Card edge connector including a flipped pin foot orientation
US-12469993-B2 · Nov 11, 2025 · US
Methods, systems, apparatus, and articles of manufacture to reduce crosstalk in integrated circuit packages
US-2025311090-A1 · Oct 2, 2025 · US
Ball grid array card edge connector
US-12341279-B2 · Jun 24, 2025 · US
Robust tuner for database cluster configuration tuning in production
US-2025086202-A1 · Mar 13, 2025 · US
Joint machine learning and dynamic optimization with time series data to forecast optimal decision making and outcomes over multiple periods
US-2024220855-A1 · Jul 4, 2024 · US
Liquid-Proof Edge Connector Designs for Immersion Cooling
US-2023318211-A1 · Oct 5, 2023 · US
Card Edge Connector Including A Flipped Pin Foot Orientation
US-2022021139-A1 · Jan 20, 2022 · US
Ball grid array card edge connector
US-2021203094-A1 · Jul 1, 2021 · US
Connector with active circuit
US-10965047-B2 · Mar 30, 2021 · US
Recent patents
Latest publications not already listed above.
Electrical routing component layout for crosstalk reduction
US-2020083155-A1 · Mar 12, 2020 · US
Connector with active circuit
US-2019288421-A1 · Sep 19, 2019 · US
Differential interconnect with first and second transmission traces having a bend and including stub traces connected to the transmission traces
US-10076024-B2 · Sep 11, 2018 · US
Modeling multi-dimensional sequence data over streams
US-9767427-B2 · Sep 19, 2017 · US
First and second differential interconnects having interleaved stub traces
US-2017033425-A1 · Feb 2, 2017 · US
Determining an execution ordering
US-2016203185-A1 · Jul 14, 2016 · US
First and second differential interconnects having interleaved stub traces
US-9386690-B2 · Jul 5, 2016 · US
Determining an execution ordering
US-9305058-B2 · Apr 5, 2016 · US
Nested complex sequence pattern queries over event streams
US-9298773-B2 · Mar 29, 2016 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Intel Corp | 13 |
| Hewlett Packard Entpr Dev Lp | 4 |
| Gupta Chetan Kumar | 3 |
| Wang Song | 3 |
| Mehta Abhay | 3 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| H01R12/721 | 5 |
| H01R12/57 | 4 |
| H01R12/716 | 4 |
| H01R12/737 | 4 |
| H05K2201/09236 | 4 |