Forksheet transistors with wrapped-around gate dielectric
US-2026096145-A1 · Apr 2, 2026 · US
This page is not indexed by search engines while we improve data quality.
Lindert Nick patents
Lindert Nick is listed as an inventor on 36 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Lindert Nick |
| Total patents | 36 |
| First publication | Jul 7, 2015 |
| Latest publication | Apr 2, 2026 |
Notable patents
Publications ranked by popularity score, then publication date.
Fabrication of gate-all-around integrated circuit structures having patterned nanowire scaling
US-2026096191-A1 · Apr 2, 2026 · US
Forksheet transistors with dielectric spine having an airgap
US-2026090087-A1 · Mar 26, 2026 · US
Backside contact structure with enhanced ohmic contact
US-2026032960-A1 · Jan 29, 2026 · US
Integrated circuit structures having uniform grid metal gate and trench contact cut in a forksheet transistor architecture
US-2026006841-A1 · Jan 1, 2026 · US
Self-aligned fork-last backbone for forksheet transistors
US-2026006842-A1 · Jan 1, 2026 · US
Gate-all-around devices with inner spacer and channel thickness modulation
US-2026006911-A1 · Jan 1, 2026 · US
Gated subfin reduction techniques in nanoribbon-based transistors
US-2025374619-A1 · Dec 4, 2025 · US
Method of fabricating integrated circuits with fin trim plug structures having an oxidation catalyst layer surrounded by a recessed dielectric material
US-12426316-B2 · Sep 23, 2025 · US
Uniaxial dual strain in ribbonized channel
US-2025194223-A1 · Jun 12, 2025 · US
Recent patents
Latest publications not already listed above.
Fin trim plug structures having an oxidation catalyst layer surrounded by a recessed dielectric material
US-2025176225-A2 · May 29, 2025 · US
Dual self-aligned gate endcap (SAGE) architectures
US-11688792-B2 · Jun 27, 2023 · US
Fin trim plug structures having an oxidation catalyst layer surrounded by a recessed dielectric material
US-2023089815-A1 · Mar 23, 2023 · US
Unidirectional self-aligned gate endcap (SAGE) architectures with gate-orthogonal walls
US-11605632-B2 · Mar 14, 2023 · US
Cost effective precision resistor using blocked DEPOP method in self-aligned gate endcap (SAGE) architecture
US-11562999-B2 · Jan 24, 2023 · US
Fin trim plug structures having an oxidation catalyst layer surrounded by a recessed dielectric material
US-11538937-B2 · Dec 27, 2022 · US
Unidirectional self-aligned gate endcap (sage) architectures with gate-orthogonal walls
US-2022077145-A1 · Mar 10, 2022 · US
Dual self-aligned gate endcap (sage) architectures
US-2022077302-A1 · Mar 10, 2022 · US
Unidirectional self-aligned gate endcap (SAGE) architectures with gate-orthogonal walls
US-11217582-B2 · Jan 4, 2022 · US
Dual self-aligned gate endcap (SAGE) architectures
US-11205708-B2 · Dec 21, 2021 · US
Fin trim plug structures for imparting channel stress
US-2020220016-A1 · Jul 9, 2020 · US
Cost effective precision resistor using blocked depop method in self-aligned gate endcap (sage) architecture
US-2020105746-A1 · Apr 2, 2020 · US
Self-aligned build-up of topographic features
US-10541143-B2 · Jan 21, 2020 · US
Unidirectional self-aligned gate endcap (sage) architectures with gate-orthogonal walls
US-2019304971-A1 · Oct 3, 2019 · US
Dual self-aligned gate endcap (sage) architectures
US-2019305112-A1 · Oct 3, 2019 · US
Self-aligned build-up of topographic features
US-2019096685-A1 · Mar 28, 2019 · US
Transistor device with gate control layer undercutting the gate dielectric
US-10109628-B2 · Oct 23, 2018 · US
Technique for filling high aspect ratio, narrow structures with multiple metal layers and associated configurations
US-9972541-B2 · May 15, 2018 · US
Technique for filling high aspect ratio, narrow structures with multiple metal layers and associated configurations
US-2017213768-A1 · Jul 27, 2017 · US
Metal-insulator-metal (MIM) capacitor with insulator stack having a plurality of metal oxide layers
US-9691839-B2 · Jun 27, 2017 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Intel Corp | 36 |
| Lindert Nick | 4 |
| Steigerwald Joseph M | 1 |
| Singh Kanwal Jit | 1 |
| Glassman Timothy E | 1 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| H10D84/038 | 27 |
| H10D64/017 | 23 |
| H10D84/834 | 17 |
| H10D84/0158 | 17 |
| H01L27/0886 | 13 |