Apparatus and system for multi-purpose macros for vertical die interconnects
US-2025391815-A1 · Dec 25, 2025 · US
This page is not indexed by search engines while we improve data quality.
Busta Eric patents
Busta Eric is listed as an inventor on 10 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Busta Eric |
| Total patents | 10 |
| First publication | Feb 22, 2018 |
| Latest publication | Dec 25, 2025 |
Notable patents
Publications ranked by popularity score, then publication date.
Apparatus, system, and method for balancing timing closure
US-2025210591-A1 · Jun 26, 2025 · US
Systems and methods for power control in 3d stacked die
US-2025210497-A1 · Jun 26, 2025 · US
Component pitch realignment from bond pad metal pitch
US-2025210557-A1 · Jun 26, 2025 · US
Methods and apparatus for managing register free lists
US-11907070-B2 · Feb 20, 2024 · US
Methods and apparatus for managing register free lists
US-2023032375-A1 · Feb 2, 2023 · US
Staged bitline precharge
US-11361819-B2 · Jun 14, 2022 · US
Staged bitline precharge
US-2019189196-A1 · Jun 20, 2019 · US
Predictive multistage comparison for associative memory
US-9916246-B1 · Mar 13, 2018 · US
Predictive multistage comparison for associative memory
US-2018052770-A1 · Feb 22, 2018 · US
Recent patents
Latest publications not already listed above.
No data yet.
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Advanced Micro Devices Inc | 10 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| H10W90/297 | 3 |
| H10W90/00 | 3 |
| G06F2212/69 | 2 |
| G06F2212/621 | 2 |
| G06F12/128 | 2 |