Identification and storage of boot information at a memory system
US-12572292-B2 · Mar 10, 2026 · US
This page is not indexed by search engines while we improve data quality.
Basu Reshmi patents
Basu Reshmi is listed as an inventor on 124 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Basu Reshmi |
| Total patents | 124 |
| First publication | Jan 23, 2020 |
| Latest publication | Mar 10, 2026 |
Notable patents
Publications ranked by popularity score, then publication date.
Storage system with multiple data paths depending on data classifications
US-2026044286-A1 · Feb 12, 2026 · US
Write booster pinning
US-2026037153-A1 · Feb 5, 2026 · US
Data sequence prediction and resource allocation
US-12536040-B2 · Jan 27, 2026 · US
Determining available resources for storing data
US-2026010312-A1 · Jan 8, 2026 · US
Low-power boot-up for memory systems
US-2025377806-A1 · Dec 11, 2025 · US
Opportunistic storage of non-write-boosted data in write booster cache memory
US-2025362828-A1 · Nov 27, 2025 · US
Storage system with multiple data paths depending on data classifications
US-12461685-B2 · Nov 4, 2025 · US
Opportunistic storage of non-write-boosted data in write booster cache memory
US-12386543-B2 · Aug 12, 2025 · US
Write booster pinning
US-12386518-B2 · Aug 12, 2025 · US
Recent patents
Latest publications not already listed above.
Dynamic status registers array
US-12386562-B2 · Aug 12, 2025 · US
Determining available resources for storing data
US-12373133-B2 · Jul 29, 2025 · US
Storing parity during refresh operations
US-12366997-B2 · Jul 22, 2025 · US
Adaptive throughput monitoring
US-2025231713-A1 · Jul 17, 2025 · US
Low-power boot-up for memory systems
US-12353723-B2 · Jul 8, 2025 · US
Caching for multiple-level memory device
US-2025147695-A1 · May 8, 2025 · US
Autonomous vehicle object detection
US-12272154-B2 · Apr 8, 2025 · US
Autonomous vehicle object detection
US-12272151-B2 · Apr 8, 2025 · US
Redundant array management techniques
US-2025086055-A1 · Mar 13, 2025 · US
Host-based error correction
US-12210411-B2 · Jan 28, 2025 · US
Adaptive throughput monitoring
US-12204792-B2 · Jan 21, 2025 · US
Management of a computing device usage profile
US-2025021386-A1 · Jan 16, 2025 · US
Caching for multiple-level memory device
US-12169648-B2 · Dec 17, 2024 · US
Identification and storage of boot information at a memory system
US-2024402926-A1 · Dec 5, 2024 · US
Object management in tiered memory systems
US-12141465-B2 · Nov 12, 2024 · US
Management of a computing device usage profile
US-12131190-B2 · Oct 29, 2024 · US
Temperature differential-based voltage offset control
US-2024355367-A1 · Oct 24, 2024 · US
Storing parity during refresh operations
US-2024354032-A1 · Oct 24, 2024 · US
Dynamic status registers array
US-2024345775-A1 · Oct 17, 2024 · US
Determining available resources for storing data
US-2024345766-A1 · Oct 17, 2024 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Micron Technology Inc | 124 |
| Mircon Tech Inc | 1 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G06F3/0679 | 72 |
| G06F3/0659 | 53 |
| G06F3/0604 | 48 |
| G06F3/0688 | 33 |
| G06F3/064 | 28 |