Storage system with multiple data paths depending on data classifications

US12461685B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12461685-B2
Application numberUS-202318295482-A
CountryUS
Kind codeB2
Filing dateApr 4, 2023
Priority dateApr 7, 2022
Publication dateNov 4, 2025
Grant dateNov 4, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In some implementations, a storage system may receive, via a system controller of the storage system, a write command and data associated with the write command. The storage system may classify, via the system controller, the data. The storage system may associate, via the system controller, the data with a queue based on classifying the data. The storage system may retrieve, via a processor of the storage system, the data associated with the queue. The storage system may compress, via the processor, the data to form compressed data for storage in a memory device of the storage system based on the write command.

First claim

Opening claim text (preview).

What is claimed is: 1 . A storage system, comprising: a memory device; a system controller; a first data path, between the system controller and the memory device, associated with a first queue; a second data path, between the system controller and the memory device, associated with a second queue, wherein the system controller is configured to: receive, via a host interface, a write command and data associated with the write command; classify the data; and associate the data with the second queue based on classifying the data, wherein the first queue is associated with a first data classification, and the second queue is associated with a second data classification; and a processor, included in only the second data path, configured to: retrieve the data associated with the second queue; and compress the data, to form compressed data, for storage in the memory device based on the write command, wherein only the second data path is configured to cause data compression. 2 . The storage system of claim 1 , wherein the system controller is configured to classify the data based on a file extension associated with the data. 3 . The storage system of claim 1 , wherein the system controller is configured to classify the data based on a command descriptor indicated in the write command. 4 . The storage system of claim 1 , wherein the first data classification is a non-image data classification, the first queue is a non-image queue, and the first data path is associated with processing of non-image data. 5 . The storage system of claim 1 , wherein the second data classification is an image data classification, the second queue is an image queue, and the second data path is associated with processing of image data. 6 . The storage system of claim 1 , wherein the processor, to compress the data, is configured to: segment the data into a plurality of segments; identify one or more segments, of the plurality of segments, with redundant information based on an analysis of the plurality of segments; and remove the one or more segments to form the compressed data. 7 . The storage system of claim 1 , wherein the processor is configured to: send, to a memory manager of the storage system, a request for system memory resources of a system memory, of the storage system, that stores one or more of: a logical-to-physical address translation table, cached data for write operations, cached data for read operations, error correction information including parity bits, or metadata, wherein the request is for processing the write command associated with storage of the compressed data; and receive, from the memory manager, an allocation of memory resources of the system memory of the storage system. 8 . The storage system of claim 1 , wherein the processor is configured to interleave processing of the first queue and processing of the second queue. 9 . The storage system of claim 1 , wherein: the first data path includes the system controller, system memory, and the memory device; and the second data path includes the system controller, the processor, the system memory, and the memory device. 10 . The storage system of claim 1 , wherein the storage system is a solid-state drive (SSD) storage system, and the memory device of the storage system is a NAND memory device. 11 . A system, comprising: a host interface; a system controller; a memory device; a processor configured to perform data compression prior to storage in the memory device; a first data path, between the system controller and the memory device, that excludes the processor; and a second data path, between the system controller and the memory device, that includes the processor, wherein the system controller is configured to: receive, via the host interface, a write command and data associated with the write command; classify the data; and direct the data to the first data path or the second data path based on classifying the data, wherein the second data path is configured to cause data compression and the first data path is not configured to cause data compression. 12 . The system of claim 11 , wherein the system controller is configured to: determine, based on classifying the data, that the data is associated with a first data classification; and direct the data to the first data path that excludes the processor based on the data being associated with the first data classification. 13 . The system of claim 11 , wherein the system controller is configured to: determine, based on classifying the data, that the data is associated with a second data classification; and direct the data to the second data path that includes the processor based on the data being associated with the second data classification. 14 . The system of claim 11 , wherein the system controller is configured to: send the data to a first queue based on classifying the data, wherein the first queue is associated with the first data path; and send the data to a second queue based on classifying the data, wherein the second queue is associated with the second data path. 15 . The system of claim 11 , wherein the system controller is configured to: determine that the data is image data based on a descriptor indicated in the write command; and direct the data to the second data path based on the data being image data. 16 . The system of claim 11 , wherein: the system controller is configured to direct the data to the second data path based on classifying the data; and the processor is configured to compress the data based on the data being directed to the second data path, to obtain compressed data, for storage in the memory device based on the write command. 17 . The system of claim 11 , wherein the system controller or the processor is configured to: send, to a memory manager, a request for system memory resources of a system memory that stores a logical-to-physical address translation table, wherein the request is for processing the write command; and receive, from the memory manager, an allocation of memory resources of the system memory. 18 . A method, comprising: receiving, by a system controller of a storage system, a write command and data associated with the write command; classifying, by the system controller, the data; associating, by the system controller, the data with a queue, selected from a first queue and a second queue, based on classifying the data, wherein the first queue is associated with a first data path between the system controller and a memory device of the storage system, and wherein the second queue is associated with a second data path between the system controller and the memory device; retrieving, by a processor of the storage system, the data associated with the queue, wherein the processor is included in only the second data path; and compressing, by the processor, the data, to form compressed data, for storage in the memory device of the storage system based on the write command, wherein only the second data path is configured to cause data compression. 19 . The method of claim 18 , wherein compressing the data comprises: segmenting the data into a plurality of segments; identifying one or more segments, of the plurality of segments, with redundant information based on an analysis of the plurality of segments; and removing the one or more segments to obtain the compressed data. 20 . The method of claim 18 , further comprising: sending, by the processor to a memo

Assignees

Inventors

Classifications

  • by allocating resources to storage systems · CPC title

  • Non-volatile semiconductor memory arrays · CPC title

  • Improving or facilitating administration, e.g. storage management · CPC title

  • Controller construction arrangements · CPC title

  • Saving storage space on storage systems · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12461685B2 cover?
In some implementations, a storage system may receive, via a system controller of the storage system, a write command and data associated with the write command. The storage system may classify, via the system controller, the data. The storage system may associate, via the system controller, the data with a queue based on classifying the data. The storage system may retrieve, via a processor of…
Who is the assignee on this patent?
Micron Technology Inc
What technology area does this patent fall under?
Primary CPC classification G06F3/0659. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Nov 04 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).