Efficient locking of memory pages
US-9465751-B2 · Oct 11, 2016 · US
This page is not indexed by search engines while we improve data quality.
Iyer Ravishankar patents in 2016
Iyer Ravishankar was listed as an assignee on 4 patent publications in 2016.
| Metric | Value |
|---|---|
| Company | Iyer Ravishankar |
| Year | 2016 |
| Patents | 4 |
Patents
Representative publications for Iyer Ravishankar in 2016.
Interrupt return instruction with embedded interrupt service functionality
US-9378164-B2 · Jun 28, 2016 · US
Power efficient processor architecture
US-9360927-B2 · Jun 7, 2016 · US
Application scheduling in heterogeneous multiprocessor computing platform based on a ratio of predicted performance of processor cores
US-9268611-B2 · Feb 23, 2016 · US
Top CPC classifications
Most common classification codes for Iyer Ravishankar in 2016.
| CPC | Patents |
|---|---|
| G06F12/084 | 2 |
| G06F13/24 | 2 |
| Y02B60/142 | 2 |
| Y02D10/00 | 2 |
| G06F11/3404 | 1 |
Related pages
Navigate to parent entity pages.