Barrier layer on a piezoelectric-device pad
US-2024314500-A1 · Sep 19, 2024 · US
USRE46549E · US · E1
| Field | Value |
|---|---|
| Publication number | US-RE46549-E |
| Application number | US-201314025203-A |
| Country | US |
| Kind code | E1 |
| Filing date | Sep 12, 2013 |
| Priority date | Nov 26, 1999 |
| Publication date | Sep 12, 2017 |
| Grant date | Sep 12, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An integrated circuit chip having an anti-moisture-absorption film at the edge thereof and a method of forming the anti-moisture-absorption film are provided. In the integrated circuit chip which has predetermined devices inside and whose uppermost layer is covered with a passivation film, a trench is formed by etching interlayer dielectric films to a predetermined depth along the perimeter of the integrated circuit chip to be adjacent to the edge of the integrated circuit chip and an anti-moisture-absorption film is formed to fill the trench or is formed on the sidewall of the trench to a predetermined thickness, in order to prevent moisture from seeping into the edge of the integrated circuit chip. Moisture is effectively prevented from seeping into the edge of the chip by forming the anti-moisture-absorption film at the edge of the chip using the conventional processes of manufacturing the integrated circuit chip without an additional process.
Opening claim text (preview).
What is claimed is: 1. An integrated circuit device, comprising: an integrated circuit chip; a plurality of devices formed in the integrated circuit chip; a scribe line formed at and defining the perimeter of the integrated circuit chip, said scribe line being used in separating the integrated circuit chip from other integrated circuit chips; a passivation film formed on the integrated circuit chip; a trench at a predetermined depth along the perimeter of the integrated circuit chip adjacent to the edge of the integrated circuit chip, the trench being formed at the scribe line at the perimeter of the integrated circuit chip, the predetermined depth being such that a boundary between multiple layers interlayer dielectric films of the integrated circuit device intersects a sidewall of the trench; and an etching stop film formed under at least one of said multiple interlayer dielectric films, such that the bottom of said trench corresponding to said predetermined depth is formed within said one of said multiple interlayer dielectric films; and an anti-moisture-absorption film in the trench at a predetermined thickness, said anti-moisture-absorption film covering the boundary between the multiple layers interlayer dielectric films such that moisture is prevented from seeping into the edge of the integrated circuit chip. 2. The integrated circuit device of claim 1 , wherein the anti-moisture-absorption film is formed on the sidewall of the trench. 3. The integrated circuit device of claim 1 , wherein the trench is etched into at least one interlayer dielectric film of the integrated circuit chip. 4. The integrated circuit device of claim 1 9, wherein the anti-moisture-absorption film is formed by extending the passivation film at least to a sidewall of the trench. 5. The integrated circuit device of claim 1 , wherein the anti-moisture-absorption film comprises a conductive layer pattern which fills the trench to a predetermined thickness and a passivation film extended so as to cover the conductive layer pattern. 6. The integrated circuit device of claim 5 , wherein the conductive pattern is formed of the same material as an uppermost interconnection layer of the integrated circuit chip. 7. The integrated circuit device of claim 1 , wherein the anti-moisture-absorption film comprises a conductive layer pattern which is formed on the sidewall of the trench to a predetermined thickness and a passivation film extended so as to cover the conductive layer pattern. 8. The integrated circuit device of claim 1, wherein the anti-moisture absorption film comprises a conductive anti-moisture absorption film. 9. The integrated circuit device of claim 1, wherein the anti-moisture absorption film comprises an insulative anti-moisture absorption film.
the encapsulations being in grooves in the semiconductor body · CPC title
Fillings including materials for absorbing or reacting with moisture or other undesired substances · CPC title
of insulating materials · CPC title
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.