Passivation of VCSEL sidewalls

US9997892B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9997892-B2
Application numberUS-201414467439-A
CountryUS
Kind codeB2
Filing dateAug 25, 2014
Priority dateOct 1, 2004
Publication dateJun 12, 2018
Grant dateJun 12, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor structure configured for use in a VCSEL or RCLED. The semiconductor structure includes an oxidizing layer constructed from materials that can be oxidized during a lithographic process so as to create an oxide aperture. The semiconductor structure further includes a number of layers near the oxidizing layer. A passivation material is disposed on the layers near the oxidizing layer. The passivation material is configured to inhibit oxidation of the layers.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor structure configured for use in an optical semiconductor device comprising: an oxidizing layer comprising an oxide aperture; a plurality of layers near the oxidizing layer comprising: a thermal conduction layer disposed above the oxidizing layer, the thermal conduction layer including aluminum, a mirror above the thermal conduction layer, and a stop etch layer disposed above the oxidizing layer and below the mirror, the stop etch layer having a lower etch selectivity than the thermal conduction layer with respect to a particular etchant; a passivation material disposed on the thermal conduction layer and the mirror, the passivation material configured to inhibit oxidation of the thermal conduction layer and the mirror; and a bottom mirror, wherein the bottom mirror comprises a DBR mirror. 2. The semiconductor structure of claim 1 , wherein the passivation material is not disposed on the oxidizing layer allowing the oxidizing layer to be oxidized to form the oxide aperture in the oxidizing layer. 3. The semiconductor structure of claim 1 , wherein the plurality of layers above the oxidizing layer comprise one or more layers with a composition defined approximately by Al(x)Ga(1−x)As where x is approximately greater than 0.95. 4. The semiconductor structure of claim 1 , wherein the passivation material is Silicon Nitride. 5. The semiconductor structure of claim 1 , wherein the passivation material is Silicon Dioxide. 6. The semiconductor structure of claim 1 , wherein the thermal conduction layer is formed in an epitaxial structure. 7. The semiconductor structure of claim 6 further comprising a metal p-type intracavity contact disposed on the passivation material. 8. The semiconductor structure of claim 7 further comprising a top p-type conduction region, wherein the metal p-type intracavity contact is in contact with the top p-type conduction region. 9. The semiconductor structure of claim 8 , wherein the metal p-type intracavity contact is configured to retain the passivation material around the thermal conduction layer and mirror above the oxidizing layer under the p-type intracavity contact. 10. A semiconductor structure configured for use in an optical semiconductor device comprising: an oxidizing layer comprising an oxide aperture; a plurality of layers near the oxidizing layer comprising: a thermal conduction layer disposed above the oxidizing layer, the thermal conduction layer including aluminum, a mirror above the thermal conduction layer, and a stop etch layer disposed above the oxidizing layer and below the mirror, the stop etch layer having a lower etch selectivity than the thermal conduction layer with respect to a particular etchant; a bottom mirror, wherein the bottom mirror comprises a DBR mirror; and a passivation material disposed on the thermal conduction layer and the mirror, the passivation material configured to inhibit oxidation of the thermal conduction layer and the mirror.

Assignees

Inventors

Classifications

  • having positive and negative electrodes on the same side of the substrate · CPC title

  • Arrangements for thermal management · CPC title

  • p-doping · CPC title

  • Intra-cavity contacts · CPC title

  • characterised by the doping materials used in the laser structure · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9997892B2 cover?
A semiconductor structure configured for use in a VCSEL or RCLED. The semiconductor structure includes an oxidizing layer constructed from materials that can be oxidized during a lithographic process so as to create an oxide aperture. The semiconductor structure further includes a number of layers near the oxidizing layer. A passivation material is disposed on the layers near the oxidizing laye…
Who is the assignee on this patent?
Finisar Corp
What technology area does this patent fall under?
Primary CPC classification H01S5/18311. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 12 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).