Phase transformation in transition metal dichalcogenides
US-2016181516-A1 · Jun 23, 2016 · US
US9991390B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9991390-B2 |
| Application number | US-201514871277-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 30, 2015 |
| Priority date | Sep 30, 2014 |
| Publication date | Jun 5, 2018 |
| Grant date | Jun 5, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A coated substrate including a thin film of a transition metal dichalcogenide and associated methods are shown. In one example, the substrate is a semiconductor wafer. In one example, the thin film is atomically thin, and the substrate is a number of centimeters in diameter. In one example a crystalline structure of the thin film is substantially 2H hexagonal.
Opening claim text (preview).
What is claimed is: 1. An apparatus, comprising: a semiconductor wafer; and an atomically thin MoS 2 layer covering the semiconductor wafer, wherein the MoS 2 layer is a 2H crystal structure with an average grain size of 25.9+/−14.7 nm, wherein the MoS 2 layer has a band gap of approximately 1.84 eV. 2. The apparatus of claim 1 , further including an optoelectronic device formed on the semiconductor wafer. 3. The apparatus of claim 1 , wherein the MoS 2 layer is two monolayers thick. 4. An electronic device, comprising: a first circuit; a second circuit coupled to the first circuit, wherein the second circuit includes: a semiconductor substrate; and an atomically thin MoS 2 layer covering at least a portion of the semiconductor substrate, wherein the MoS 2 layer is a 2H crystal structure with an average grain size of 25.9+/−14.7 nm, wherein the MoS 2 layer has a band gap of approximately 1.84 eV. 5. The electronic device of claim 4 , wherein the second circuit includes an optoelectronic device.
Controlling the interface between substrate and epitaxial layer, e.g. by ion implantation followed by annealing · CPC title
being chalcogenide semiconductor materials not being oxides, e.g. ternary compounds · CPC title
Crystal orientation · CPC title
Monolayers · CPC title
being chalcogenide semiconducting materials not being oxides, e.g. ternary compounds · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.