Temporary mechanical stabilization of semiconductor cavities

US9988262B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9988262-B2
Application numberUS-201715704537-A
CountryUS
Kind codeB2
Filing dateSep 14, 2017
Priority dateSep 23, 2016
Publication dateJun 5, 2018
Grant dateJun 5, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for fabricating an electronic device is disclosed. In one example, the method comprises providing a semiconductor wafer, forming a plurality of cavities into the semiconductor wafer, filling a stabilization material into the cavities, fabricating a temporary panel by applying a cap sheet onto the semiconductor wafer, the cap sheet covering the cavities, singulating the temporary panel into a plurality of semiconductor devices, fabricating an embedded wafer by embedding the semiconductor devices in an encapsulant, removing the cap sheet of each one of the semiconductor devices, and singulating the embedded wafer into a plurality of electronic devices.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for fabricating an electronic device, the method comprising: providing a semiconductor wafer; forming a plurality of cavities into the semiconductor wafer; filling a stabilization material into the cavities; fabricating a temporary panel by applying a cap-sheet onto the semiconductor wafer, the cap sheet covering the cavities; singulating the temporary panel into a plurality of semiconductor devices; fabricating an embedded wafer by embedding the semiconductor devices in an encapsulant; removing the cap sheet of each one of the semiconductor devices; and singulating the embedded wafer into a plurality of electronic devices. 2. The method according to claim 1 , further comprising: removing the stabilization material out of the cavities after removing the cap sheet. 3. The method according to claim 1 , wherein the stabilization material comprises a melting temperature T s in a range from 40° C. to 160° C. 4. The method according to claim 1 , wherein the stabilization material is configured to change its physical state from amorphous to viscoelastic or vice versa at a temperature T a wherein the temperature is in a range from 40° C. to 160° C. 5. The method according to claim 1 , wherein the stabilization material comprises one or more of a thermoplast material, a polymer, a wax, a polyethylene, a polybutadiene, a trans-1,4-polybutadiene, a polypropylene, an amorphous polymer, and an ataxic polystyrene. 6. The method according to claim 1 , wherein the stabilization material is filled into the cavities so that in each cavity 20% to 70% of the volume of the cavity is occupied by the stabilization material. 7. The method according to claim 6 , wherein the remaining volume of the cavity is evacuated. 8. The method according to claim 1 , wherein the semiconductor wafer comprises a first main face and a second main face opposite to the first main face, and wherein, prior to the forming of the cavities, a plurality of MEMS structures is formed at the first main face and the cavities are formed in the second main face so that each cavity extends from the second main face until a distance above one of the MEMS structures. 9. The method according to claim 1 , wherein forming a plurality of cavities comprises etching the semiconductor material of the semiconductor wafer. 10. The method according to claim 1 , wherein applying a cap sheet comprises applying a semiconductor sheet, in particular a further semiconductor wafer, onto the semiconductor wafer. 11. The method according to claim 1 , wherein fabricating an embedded wafer comprises a wafer level packaging process. 12. The method according to claim 1 , wherein removing the cap sheet comprises grinding. 13. A method for fabricating an electronic device, the method comprising: providing a semiconductor wafer comprising a plurality of cavities; filling a stabilization material into the cavities; singulating the semiconductor wafer into a plurality of semiconductor devices; fabricating an embedded wafer by embedding the semiconductor devices in an encapsulant; removing the stabilization material out of the cavities; and singulating the embedded wafer into a plurality of electronic devices. 14. The method according to claim 13 , further comprising: selecting the kind of stabilization material in dependence on the process temperatures of the subsequent steps of the method. 15. The method according to claim 13 , wherein the stabilization material comprises one or more of a thermoplast material, a polymer, a wax, a polyethylene, a polybutadiene, a trans-1,4-polybutadiene, a polypropylene, an amorphous polymer, and an ataxic polystyrene. 16. The method according to claim 13 , wherein removing the stabilization material comprises rinsing out the cavities by means of a liquid, in particular by means of acetone or toluene. 17. A method for fabricating an electronic device, the method comprising: providing a semiconductor wafer; forming a plurality of cavities into the semiconductor wafer; filling a stabilization material into the cavities; fabricating a temporary panel by applying a cap-sheet onto the semiconductor wafer, the cap sheet covering the cavities; singulating the temporary panel into a plurality of semiconductor devices; fabricating an embedded wafer by embedding the semiconductor devices in an encapsulant; removing the cap sheet of each one of the semiconductor devices; singulating the embedded wafer into a plurality of electronic devices; and removing the stabilization material out of the cavities after removing the cap sheet, wherein the stabilization material is configured to change its physical state from amorphous to viscoelastic or vice versa at a temperature T a wherein the temperature is in a range from 40° C. to 160° C. 18. The method according to claim 17 , wherein the stabilization material comprises one or more of a thermoplast material, a polymer, a wax, a polyethylene, a polybutadiene, a trans-1,4-polybutadiene, a polypropylene, an amorphous polymer, and an ataxic polystyrene. 19. The method according to claim 17 , wherein the stabilization material is filled into the cavities so that in each cavity 20% to 70% of the volume of the cavity is occupied by the stabilization material. 20. The method according to claim 19 , wherein the remaining volume of the cavity is evacuated.

Assignees

Inventors

Classifications

  • Etching · CPC title

  • Bonding a wafer on the substrate, i.e. where the cap consists of another wafer · CPC title

  • Using a carrier for applying a plurality of packaging lids to the system wafer · CPC title

  • Cavities · CPC title

  • Treatments for controlling internal stress or strain in MEMS structures · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9988262B2 cover?
A method for fabricating an electronic device is disclosed. In one example, the method comprises providing a semiconductor wafer, forming a plurality of cavities into the semiconductor wafer, filling a stabilization material into the cavities, fabricating a temporary panel by applying a cap sheet onto the semiconductor wafer, the cap sheet covering the cavities, singulating the temporary panel …
Who is the assignee on this patent?
Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification B81C1/00047. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Tue Jun 05 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).