Method for FinFET integrated with capacitor
US-9305918-B2 · Apr 5, 2016 · US
Integrated capacitors with nanosheet transistors
US9985097B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9985097-B2 |
| Application number | US-201615197858-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 30, 2016 |
| Priority date | Jun 30, 2016 |
| Publication date | May 29, 2018 |
| Grant date | May 29, 2018 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A semiconductor device and process of making the same generally includes simultaneously forming nanosheet capacitors with nanosheet FET devices on the same substrate. The nanosheets in the capacitor have a width and are coupled to one another by sacrificial layers, wherein the sacrificial layers have a width smaller than the nanosheet width, and wherein the nanosheets and the sacrificial layers are conductively coupled to the substrate. The nanosheets in the FET devices are spaced apart and free of sacrificial layers. The nanosheets in the FET device have a width less than half the width of the nanosheets in the capacitor region.
First claim
Opening claim text (preview).
What is claimed is: 1. A semiconductor device comprising: a capacitor region and a FET region, wherein the capacitor region is defined by stackedly and alternatingly arranged nanosheets and sacrificial layers disposed on a substrate and the FET region is defined by the stackedly arranged nanosheets, wherein the nanosheets in the capacitor region have a width and are coupled to one another by the sacrificial layers, wherein the sacrificial layers have a width smaller than the nanosheet width; and wherein the nanosheets in the FET region are spaced apart and free of sacrificial layers, the nanosheets in the FET region having a width less than half the width of the nanosheets in the capacitor region. 2. The semiconductor device of claim 1 , wherein each one of the nanosheets has a thickness equal to each one of the sacrificial layers. 3. The semiconductor device of claim 1 , wherein the nanosheets comprise silicon and the sacrificial layers comprise silicon-germanium. 4. The semiconductor device of claim 1 , wherein the substrate underlying the capacitor region is conductive, and the stackedly and alternatingly arranged nanosheets and sacrificial layers of the capacitor region are conductively coupled to the substrate. 5. The semiconductor device of claim 1 , wherein the substrate underlying the FET region is free of dopants that make the alternatingly arranged nanosheets and sacrificial layers of the capacitor region conductive. 6. The semiconductor device of claim 1 , wherein the nanosheets and the sacrificial layers have a thickness from 3 nanometers to 30 nanometers. 7. The semiconductor device of claim 1 , wherein the nanosheets in the capacitor region have a width of 25 to 75 nanometers. 8. The semiconductor device of claim 1 , further comprising a high k dielectric material on surfaces of the nanosheets in the capacitor region and the FET region, the sacrificial layers in the capacitor region, and the substrate in the capacitor region.
Assignees
Inventors
Classifications
by chemical means · CPC title
characterised by the metal · CPC title
Silicon, silicon germanium or germanium · CPC title
- H01L29/0665Primary
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9985097B2 cover?
- A semiconductor device and process of making the same generally includes simultaneously forming nanosheet capacitors with nanosheet FET devices on the same substrate. The nanosheets in the capacitor have a width and are coupled to one another by sacrificial layers, wherein the sacrificial layers have a width smaller than the nanosheet width, and wherein the nanosheets and the sacrificial layers…
- Who is the assignee on this patent?
- IBM
- What technology area does this patent fall under?
- Primary CPC classification H01L29/0665. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue May 29 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).