Semiconductor device and method of manufacturing the same

US9985039B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9985039-B2
Application numberUS-201715664474-A
CountryUS
Kind codeB2
Filing dateJul 31, 2017
Priority dateAug 24, 2015
Publication dateMay 29, 2018
Grant dateMay 29, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An insulating film made of the same material as that of a gate insulating film is formed so as to cover one sidewall of a control gate on a conducting film for floating gate. By selectively removing the conducting film for floating gate with the insulating film as a mask, a floating gate is formed from the conducting film for floating gate, and a portion of the gate insulating film is exposed at the floating gate. A nitrogen introduced portion is formed by introducing nitrogen into the exposed portion of the gate insulating film. Then, the insulating film is removed to expose an upper surface of a lateral protrusion of the floating gate. An erase gate is formed so as to face the upper surface and a side surface of the lateral protrusion.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device comprising: a semiconductor substrate having a main surface; a gate insulating film formed on the main surface of the semiconductor substrate; a floating gate formed on the gate insulating film; a control gate formed on the floating gate with a first insulating film interposed therebetween; and an erase gate formed on the main surface, the floating gate including a lateral protrusion protruding laterally from a region immediately below the control gate, the erase gate being formed so as to face the lateral protrusion, the gate insulating film including a first gate insulating portion located between the semiconductor substrate and the floating gate, and a second gate insulating portion located between the semiconductor substrate and the erase gate, the second gate insulating portion having a portion made of a material different from that of the first gate insulating portion. 2. The semiconductor device according to claim 1 , wherein the first gate insulating portion includes a portion made of silicon oxide, and the second gate insulating portion includes a portion made of silicon oxynitride. 3. The semiconductor device according to claim 1 , further comprising a select gate formed on the main surface of the semiconductor substrate, wherein the gate insulating film includes a third gate insulating portion located between the semiconductor substrate and the select gate, and the third gate insulating portion has a portion made of a material different from that of the first gate insulating portion. 4. The semiconductor device according to claim 3 , wherein the third gate insulating portion includes a portion made of silicon oxynitride.

Assignees

Inventors

Classifications

  • Electricity · mapped topic

  • Electricity · mapped topic

  • comprising conductor-insulator-conductor-insulator-semiconductor structures · CPC title

  • having at least one additional gate other than the floating gate and the control gate, e.g. program gate, erase gate or select gate · CPC title

  • with a cell select transistor, e.g. NAND · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9985039B2 cover?
An insulating film made of the same material as that of a gate insulating film is formed so as to cover one sidewall of a control gate on a conducting film for floating gate. By selectively removing the conducting film for floating gate with the insulating film as a mask, a floating gate is formed from the conducting film for floating gate, and a portion of the gate insulating film is exposed a…
Who is the assignee on this patent?
Renesas Electronics Corp
What technology area does this patent fall under?
Primary CPC classification H01L27/11521. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 29 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).