Antifuse array and method of forming antifuse using anodic oxidation

US9953989B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9953989-B2
Application numberUS-201414527885-A
CountryUS
Kind codeB2
Filing dateOct 30, 2014
Priority dateMar 31, 2014
Publication dateApr 24, 2018
Grant dateApr 24, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for forming an antifuse on a substrate is provided, which comprises: forming a first conductive material on the substrate; placing the first conductive material in an electrolytic solution; performing anodic oxidation on the first conductive material to form a nanowire made of the first conductive material and surrounded by a first dielectric material formed during the anodic oxidation and to form the antifuse on the nanowire; and forming a second conductive material on the antifuse to sandwich the antifuse between the first conductive material and the second conductive material.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for forming an antifuse on a substrate, comprising: forming a first conductive material on the substrate; performing anodic oxidation on the first conductive material, wherein the anodic oxidation forms a nanowire having a shape of a wire or a rod, the nanowire being made of the first conductive material and being substantially surrounded by a first dielectric material formed during the anodic oxidation, the antifuse comprising a portion of the first dielectric material on the nanowire; forming a first portion of a second conductive material on the antifuse to sandwich the antifuse between the first conductive material and the first portion of the second conductive material; removing portions of the first dielectric material to expose two terminals of the nanowire; and forming a second portion of the second conductive material on each terminal of the two terminals of the nanowire. 2. The method of claim 1 , wherein forming the first portion of the second conductive material on the antifuse to sandwich the antifuse between the first conductive material and the first portion of the second conductive material further comprises forming the first conductive material and the first portion of the second conductive material in a configuration selected from the group consisting of: the first portion of the second conductive material in a second layer over the first conductive material in a first layer in a T-shape as viewed from above; and the first portion of the second conductive material in a second layer over the first conductive material in a first layer in an approximately cross-shaped relationship as viewed from above. 3. The method of claim 1 , wherein performing anodic oxidation on the first conductive material further comprises placing the first conductive material in an electrolytic solution. 4. The method of claim 1 , wherein forming the antifuse on the nanowire further comprises forming the first dielectric material by using a material having dielectric strength of about 10 MV/m to about 1000 MV/m. 5. The method of claim 1 , wherein forming the first conductive material on the substrate further comprises forming the first conductive material by using at least one of silicon and metal. 6. The method of claim 1 , wherein forming the first portion of the second conductive material on the antifuse further comprises forming the first portion of the second conductive material by using at least one of silicon and metal. 7. The method of claim 1 , wherein forming the first conductive material on the substrate further comprises forming the first conductive material having a width of about 5 nm to about 100 nm. 8. The method of claim 1 , wherein forming the first conductive material on the substrate further comprises forming the first conductive material having a height of about 5 nm to about 500 nm. 9. A method for forming an antifuse on a substrate, comprising: forming a first conductive material on the substrate; performing anodic oxidation on the first conductive material to form a nanowire made of the first conductive material and substantially surrounded by a first dielectric material formed during the anodic oxidation forming the antifuse on the nanowire; forming a first portion of a second conductive material on the antifuse to sandwich the antifuse between the first conductive material and the first portion of the second conductive material; removing portions of the first dielectric material to expose two terminals of the nanowire; and forming a second portion of the second conductive material on each terminal of the two terminals nanowire. 10. The method of claim 9 , wherein forming the first portion of the second conductive material on the antifuse to sandwich the antifuse between the first conductive material and the first portion of the second conductive material further comprises forming the first conductive material and the first portion of the second conductive material in a configuration selected from the group consisting of: the first portion of the second conductive material in a second layer over the first conductive material in a first layer in a T-shape as viewed from above; the first portion of the second conductive material in a second layer over the first conductive material in a first layer in an approximately cross-shaped relationship as viewed from above. 11. The method of claim 9 , wherein performing anodic oxidation on the first conductive material further comprises placing the first conductive material in an electrolytic solution. 12. The method of claim 9 , wherein forming the antifuse on the nanowire further comprises forming the first dielectric material by using a material having dielectric strength of about 10 MV/m to about 1000 MV/m. 13. The method of claim 9 , wherein forming the first conductive material on the substrate further comprises forming the first conductive material by using at least one of silicon and metal. 14. The method of claim 9 , wherein forming the first portion of the second conductive material on the antifuse further comprises forming the first portion of the second conductive material by using at least one of silicon and metal. 15. The method of claim 9 , wherein forming the first conductive material on the substrate further comprises forming the first conductive material having a width of about 5 nm to about 100 nm. 16. The method of claim 9 , wherein forming the first conductive material on the substrate further comprises forming the first conductive material having a height of about 5 nm to about 500 nm. 17. A method for forming an antifuse on a substrate, comprising: forming a first conductive material on the substrate; performing anodic oxidation on the first conductive material, wherein the anodic oxidation forms (i) a nanowire having a shape of a wire or a rod and being made of the first conductive material, and (ii) the antifuse made of a first dielectric material; forming a first portion of a second conductive material on the antifuse to sandwich the antifuse between the first conductive material and the first portion of the second conductive material; removing portions of the first dielectric material to expose two terminals of the nanowire; and forming a second portion of the second conductive material on each terminal of the two terminals nanowire. 18. A method for forming an antifuse on a substrate, comprising: forming a protrusion comprising a first conductive material on the substrate; performing anodic oxidation on the protrusion, wherein the anodic oxidation forms a nanowire having a shape of a wire or a rod, the nanowire comprising the first conductive material inside the protrusion and being surrounded by a dielectric material formed during the anodic oxidation, the antifuse comprising a portion of the dielectric material; forming a first portion of a second conductive material on the antifuse to sandwich the antifuse between the first conductive material and the first portion of the second conductive material; removing portions of the dielectric material to expose two terminals of the nanowire; and forming a second portion of the second conductive material on each terminal of the terminals nanowire. 19. The method of claim 1 , further comprising: prior to the performing of the anodic oxidation, forming a mask on the first conductive material, wherein the mask protects the first conductive material during the performing of the anodic oxidation.

Assignees

Inventors

Classifications

  • Formation by anodic treatments, e.g. anodic oxidation · CPC title

  • of nanotubes or nanowires · CPC title

  • by making at least a portion of the conductive part non-conductive, e.g. by oxidation · CPC title

  • of conductive parts of the interconnections · CPC title

  • H10W20/491Primary

    Antifuses, i.e. interconnections changeable from non-conductive to conductive · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9953989B2 cover?
A method for forming an antifuse on a substrate is provided, which comprises: forming a first conductive material on the substrate; placing the first conductive material in an electrolytic solution; performing anodic oxidation on the first conductive material to form a nanowire made of the first conductive material and surrounded by a first dielectric material formed during the anodic oxidation…
Who is the assignee on this patent?
Taiwan Semiconductor Mfg Co Ltd, Univ Nat Taiwan, Taiwan Semiconductor Manufacturing Company Limited And National Taiwan Univ
What technology area does this patent fall under?
Primary CPC classification H10W20/491. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 24 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).