Integrated circuit package, and methods and tools for fabricating the same

US9947560B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9947560-B1
Application numberUS-201615358513-A
CountryUS
Kind codeB1
Filing dateNov 22, 2016
Priority dateNov 22, 2016
Publication dateApr 17, 2018
Grant dateApr 17, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An integrated circuit (IC) package, assembly tool and method for assembling an IC package are described herein. In a first example, an IC package is provided that includes a package substrate, at least a first integrated circuit (IC) die and a cover. The first integrated circuit (IC) die is mechanically and electrically coupled to the package substrate via solder connections. The cover is bonded to the package substrate. The cover encloses the first IC die and is laterally offset from a peripheral edge of the package substrate.

First claim

Opening claim text (preview).

What is claimed is: 1. An assembly tool for assembling an integrated circuit (IC) package, the tool comprising: a base assembly; a clamp removably disposed on the base assembly, the clamp comprising: sidewalls having a top surface and a bottom surface, the bottom surface configured to be disposed on the base assembly; a first aperture formed between the sidewalls, the first aperture extending between the top surface and the bottom surface; and a first notch formed in the bottom surface of the sidewalls and open to the first aperture; and a cover plate having a first boss configured to extend into the first aperture. 2. The assembly tool of claim 1 , wherein the base assembly further comprises: a heater. 3. The assembly tool of claim 1 further comprising: resilient force generating objects disposed between the clamp and the cover plate. 4. The assembly tool of claim 1 , wherein the first notch is configured to receive a perimeter edge of a package substrate. 5. The assembly tool of claim 1 , wherein clamp further comprises: a plurality of apertures that includes the first aperture, each of the plurality of apertures open to the base assembly configured to accept a portion of a package substrate. 6. The assembly tool of claim 5 , wherein cover plate further comprises: a plurality of bosses that includes the first boss, each of the plurality of bosses configured extend into a respective one of the plurality of apertures. 7. The assembly tool of claim 5 , wherein clamp further comprises: a plurality of notches that includes the first notch, each of the plurality of notches opening into a respective one of the plurality of apertures.

Assignees

Inventors

Classifications

  • Containers or parts thereof · CPC title

  • of bump connectors · CPC title

  • Bump connectors and die-attach connectors · CPC title

  • on active surfaces of flip-chip devices, e.g. underfills · CPC title

  • Means for applying energy, e.g. ovens or lasers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9947560B1 cover?
An integrated circuit (IC) package, assembly tool and method for assembling an IC package are described herein. In a first example, an IC package is provided that includes a package substrate, at least a first integrated circuit (IC) die and a cover. The first integrated circuit (IC) die is mechanically and electrically coupled to the package substrate via solder connections. The cover is bonde…
Who is the assignee on this patent?
Xilinx Inc
What technology area does this patent fall under?
Primary CPC classification H10P72/0438. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 17 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).