Semiconductor device

US9929166B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9929166-B1
Application numberUS-201715442274-A
CountryUS
Kind codeB1
Filing dateFeb 24, 2017
Priority dateSep 12, 2016
Publication dateMar 27, 2018
Grant dateMar 27, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The semiconductor device according to the embodiments comprises: a plurality of first conductive layers arranged in a first direction above a substrate, the first direction intersecting an upper surface of the substrate; a semiconductor layer that faces a side surface of the plurality of first conductive layers and extends in the first direction as a longitudinal direction thereof; a wiring portion configured by causing end portions of the first conductive layers to be at different positions, respectively; and a transistor located above the wiring portion. The transistor comprises: a channel portion arranged at a same height as a second conductive layer, the second conductive layer being one of the plurality of the first conductive layers; agate insulating film arranged on an upper surface of the channel portion; and a gate electrode layer arranged on an upper surface of the gate insulating film.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device, comprising: a plurality of first conductive layers arranged in a first direction above a substrate, the first direction intersecting an upper surface of the substrate; a semiconductor layer that faces a side surface of the plurality of first conductive layers and extends in the first direction as a longitudinal direction thereof; a wiring portion configured by causing end portions of the first conductive layers to be at different positions, respectively; and a transistor located above the wiring portion, the transistor comprising: a channel portion arranged at a same height as a second conductive layer, the second conductive layer being one of the plurality of the first conductive layers; a gate insulating film arranged on an upper surface of the channel portion; and a gate electrode layer arranged on an upper surface of the gate insulating film. 2. The semiconductor device according to claim 1 , wherein the channel portion has a thickness along the first direction that is approximately the same as that of the second conductive layer. 3. The semiconductor device according to claim 1 , wherein the second conductive layer is arranged at the highest position, when seen from the substrate, among the plurality of the first conductive layers. 4. The semiconductor device according to claim 1 , wherein the gate electrode layer and the second conductive layer include silicide of same metal. 5. The semiconductor device according to claim 1 , wherein the channel portion is arranged so as to have a longitudinal direction thereof along a longitudinal direction of a stepwise portion of the wiring portion. 6. The semiconductor device according to claim 1 , wherein the channel portion has a thickness along the first direction that is approximately the same as that of the second conductive layer, and the second conductive layer is a arranged at the highest position, when seen from the substrate, among the plurality of the first conductive layers. 7. The semiconductor device according to claim 6 , wherein the gate electrode layer and the second conductive layer include silicide of same metal. 8. The semiconductor device according to claim 6 , wherein the channel portion is arranged so as to have a longitudinal direction thereof along a longitudinal direction of a stepwise portion of the wiring portion. 9. The semiconductor device according to claim 3 , wherein the first conductive layers except the second conductive layer are composed of a metallic material. 10. The semiconductor device according to claim 9 , wherein the second conductive layer is composed of a semiconductor material. 11. The semiconductor device according to claim 9 , wherein an insulating layer is formed to surround the periphery of the first conductive layers composed of the metallic material. 12. A semiconductor device, comprising: a plurality of first conductive layers arranged in a first direction above a substrate, the first direction intersecting an upper surface of the substrate; a semiconductor layer that faces a side surface of the plurality of first conductive layers and extends in the first direction as a longitudinal direction thereof; a wiring portion configured by causing end portions of the first conductive layers to be at different positions, respectively; and a transistor located above the wiring portion, the transistor comprises: third and fourth conductive layers arranged at a same height as a second conductive layer, the second conductive layer being one of the plurality of the first conductive layers; a channel portion provided between the third and fourth conductive layers and connected therebetween, the channel portion including a portion provided at a position lower than the third and fourth conductive layers seen from the substrate; a gate insulating film arranged at least on an upper surface of the channel portion; and a gate electrode layer arranged at least on an upper surface of the gate insulating film. 13. The semiconductor device according to claim 12 , wherein the channel portion has a thickness along the first direction that is approximately the same as that of the second conductive layer. 14. The semiconductor device according to claim 12 , wherein the second conductive layer is arranged at the highest position, when seen from the substrate, among the plurality of the first conductive layers. 15. The semiconductor device according to claim 12 , wherein the gate electrode layer and the second conductive layer include silicide of same metal. 16. The semiconductor device according to claim 12 , wherein the channel portion is arranged so as to have a longitudinal direction thereof along a longitudinal direction of a stepwise portion of the wiring portion. 17. The semiconductor device according to claim 14 , wherein the first conductive layers except the second conductive layer are composed of a metallic material. 18. The semiconductor device according to claim 17 , wherein The second conductive layer is composed of a semiconductor material. 19. The semiconductor device according to claim 17 , wherein an insulating layer is formed to surround the periphery of the first conductive layers composed of the metallic material.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9929166B1 cover?
The semiconductor device according to the embodiments comprises: a plurality of first conductive layers arranged in a first direction above a substrate, the first direction intersecting an upper surface of the substrate; a semiconductor layer that faces a side surface of the plurality of first conductive layers and extends in the first direction as a longitudinal direction thereof; a wiring por…
Who is the assignee on this patent?
Toshiba Memory Corp
What technology area does this patent fall under?
Primary CPC classification H01L27/11524. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 27 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 9 related publications on this page (citations in our corpus or others sharing the same primary CPC).