Shift register and a gate driving device
US-2016125954-A1 · May 5, 2016 · US
US9898989B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9898989-B2 |
| Application number | US-201615011502-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 30, 2016 |
| Priority date | Oct 29, 2015 |
| Publication date | Feb 20, 2018 |
| Grant date | Feb 20, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The disclosure discloses a GOA circuit and a liquid crystal display apparatus. The GOA circuit includes a number of GOA unit in cascade connection, wherein the Nth level GOA unit includes a common signal point control module, a gate signal point control module, and a GAS signal operation module; wherein the common signal point control module is used to pull up the electrical level of the common signal point after the period of all gate on; a gate signal point control module is used to pull down the electrical level of a gate signal point after the period of all gate on; the GAS signal operation module is used to achieve the all gate on function by a first GAS signal and a second GAS signal to control the output of the Nth level gate driving signal in the touch panel scanning period.
Opening claim text (preview).
What is claimed is: 1. A gate driver on array (GOA) circuit for liquid crystal display apparatus, the GOA circuit having a plurality of GOA unit in cascade connection, wherein the Nth level GOA unit comprising: a forward and reverse scanning module, an output control module, a pull-down module, a common signal point control module, a gate signal point control module, and an all-gate-on (GAS) signal operation module; wherein the forward and reverse scanning module is used to control the forward scanning and the reverse scanning of the GOA circuit by the using of the first driving signal and the second driving signal; the output control module is used to control the output of the Nth level gate driving signal during the operating period of the Nth level GOA unit; the pull-down module is used to pull down the electrical level of a Nth level gate driving signal in the non-operating period of the Nth level GOA unit and control the output of the Nth level gate driving signal during the touch panel scanning period; the common signal point control module is used to pull down the electrical level of a common signal point during the period of all gate on function of a gate driving signal, to pull up the electrical level of the common signal point during the period of entering black screen awakening stage and control the electrical level of the common signal point during the operating period of the Nth level GOA unit; the gate signal point control module is used to control the electrical level of a gate signal point during the operating period of the Nth level GOA unit, and pull down the electrical level of the gate signal point during the period of entering black screen awakening stage; the GAS signal operation module is used to achieve the all gate on function of the gate driving signal by a first GAS signal and a second GAS signal and control the output of the Nth level gate driving signal in the touch panel scanning period; the forward and reverse scanning module comprises a first transistor, and a second transistor; a gate of the first transistor is connected to the N-2th level gate driving signal, a drain of the first transistor is connected to the first driving signal, a source of the first transistor is connected to the gate signal point, a gate of the second transistor is connected to the N+2th level gate driving signal, a drain of the second transistor is connected to the second driving signal and a source of the second transistor is connected to the gate signal point; the output control module comprising a third transistor and a first capacitor, a gate of the third transistor is connected to one terminal of the first capacitor and the gate signal point, a source of the third transistor is connected to the other terminal of the first capacitor and the Nth level gate driving signal and a drain of the of the third transistor is connected to a first control clock; the pull-down module includes a fourth transistor, a gate of the fourth transistor is connected to the common signal point, a source of the fourth transistor is connected to the negative and constant potential signal, a drain of the fourth transistor is connected to the Nth level gate driving signal; the common signal point control module comprising a fifth transistor, a sixth transistor, a seventh transistor, and an eighth transistor, a gate and a drain of the fifth transistor are connected to a reset signal, a source of the fifth transistor is connected to the common signal point, a gate of the sixth transistor is connected to the gate signal point, a source of the sixth transistor is connected to a second control clock, a drain of the sixth transistor is connected to the common signal point, a gate of the seventh transistor is connected to the second control clock, a source of the seventh transistor is connected to the common signal point, a drain of the seventh transistor is connected to the positive and constant potential signal, a gate of the eighth transistor is connected to the first GAS signal, a source of the eighth transistor is connected to the negative and constant potential signal, a drain of the eighth transistor is connected to the common signal point; the gate signal point control module comprises a ninth transistor, a tenth transistor and an eleventh transistor, a gate of the ninth transistor is connected to the first control clock, a source of the ninth transistor is connected to a drain of the tenth transistor, a drain of the ninth transistor is connected to the gate signal point, a gate of the tenth transistor is connected to the common signal point, a source of the tenth transistor is connected to the negative and constant potential signal, a gate of the eleventh transistor is connected to the gate of the fifth transistor, a source of the eleventh transistor is connected to the negative and constant potential signal, a drain of the eleventh transistor is connected to the gate signal point; and the GAS signal operation module comprises a twelfth transistor, and a thirteenth transistor, a gate and a source of the twelfth transistor are connected and received the first GAS signal, a drain of the twelfth transistor is connected to the Nth level gate driving signal, a gate of the thirteenth transistor is received the second GAS signal, a source of the thirteenth transistor is connected to the negative and constant potential signal, a drain of the thirteenth transistor is connected to the Nth level gate driving signal. 2. The GOA circuit according to claim 1 , further comprising a first leakage control module to decrease the leakage of the gate signal point in the operating period of the Nth level GOA unit, wherein the first leakage control module comprises a fourteenth transistor, the fourteenth transistor is connected between the drain of the ninth transistor and the gate of the third transistor, a gate of the fourteenth transistor is connected to the positive and constant potential signal, a source of the fourteenth transistor is connected to the gate of the third transistor, a drain of the fourteenth transistor is connected to the drain of the ninth transistor. 3. The GOA circuit according to claim 1 , further comprising a second leakage control module to control the leakage of the gate signal point in the operating period of the touch panel scanning period, wherein the second leakage control module comprises a fifteenth transistor and a sixteenth transistor, a gate of the fifteenth transistor is connected to the first driving signal, a gate of the sixteenth transistor is connected to the second driving signal, a source of the fifteenth transistor is connected to a source of the sixteenth transistor and further connected to the drain of the ninth transistor, a drain of the fifteenth transistor is connected to a drain of the sixteenth transistor and further connected to the source of the first transistor. 4. The GOA circuit according to claim 3 , further comprising a common signal point assistant control module to assist the common signal point control module to control the electrical level of the common signal point in the operating period of the Nth level GOA unit; and wherein the common signal point assistant control module is connected between the second clock control signal and the source of the sixth transistor, the common signal point assistant control module comprises a seventeenth transistor and an eighteenth transistor, a gate of the seventeenth transistor is connected to the first driving signal, a gate of the eighteenth transistor is connected to the second driving signal, the source of the seventeenth transistor and the eighteenth transistor are connected to the source of the sixth transistor, the drain of the seventeenth transistor and the eighteenth transistor are connected to the second control clock. 5. The GOA circuit according to
Details of a shift registers arranged for use in a driving circuit · CPC title
Integration of the drivers onto the display substrate · CPC title
suitable for active matrices only · CPC title
Digitisers structurally integrated in a display · CPC title
Addressing of scan or signal lines · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.