Semiconductor device structure and method for forming the same

US9892957B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9892957-B2
Application numberUS-201514659170-A
CountryUS
Kind codeB2
Filing dateMar 16, 2015
Priority dateMar 16, 2015
Publication dateFeb 13, 2018
Grant dateFeb 13, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor device structure is provided. The semiconductor device structure includes a substrate and a first dielectric layer over the substrate. The semiconductor device structure includes a second dielectric layer over the first dielectric layer. The first dielectric layer and the second dielectric layer are made of different materials. The semiconductor device structure includes a conductive via structure passing through the first dielectric layer and penetrating into the second dielectric layer. The conductive via structure has a first portion and a second portion. The first portion and the second portion are in the first dielectric layer and the second dielectric layer respectively. The first portion has a first end portion facing the substrate. A first width of the first end portion is greater than a second width of the second portion.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device structure, comprising: a substrate; a first dielectric layer over the substrate; a second dielectric layer over the first dielectric layer, wherein the first dielectric layer and the second dielectric layer are made of different materials; and a conductive via structure passing through the first dielectric layer and penetrating into the second dielectric layer, wherein the conductive via structure has a first portion and a second portion, the first portion and the second portion are in the first dielectric layer and the second dielectric layer respectively, the first portion has a first end portion facing the substrate, a first width of the first end portion is greater than a second width of the second portion, the first portion further has a second end portion adjacent to the second portion, and the first width of the first end portion is greater than a third width of the second end portion. 2. The semiconductor device structure as claimed in claim 1 , further comprising: a conductive line in the second dielectric layer and over the conductive via structure. 3. The semiconductor device structure as claimed in claim 2 , wherein the second portion of the conductive via structure is in direct contact with the conductive line. 4. The semiconductor device structure as claimed in claim 2 , wherein the first width of the first end portion is less than a fourth width of the conductive line. 5. The semiconductor device structure as claimed in claim 1 , further comprising: a third dielectric layer between the substrate and the first dielectric layer; and a conductive line in the third dielectric layer and under the conductive via structure, wherein the conductive line is electrically connected to the conductive via structure. 6. The semiconductor device structure as claimed in claim 5 , wherein the first width of the first end portion is less than a fourth width of the conductive line. 7. The semiconductor device structure as claimed in claim 1 , wherein the conductive via structure further passes through the second dielectric layer. 8. A semiconductor device structure, comprising: a substrate; a first dielectric layer over the substrate; a second dielectric layer over the first dielectric layer, wherein the first dielectric layer and the second dielectric layer are made of different materials; a conductive via structure passing through the first dielectric layer and penetrating into the second dielectric layer, wherein the conductive via structure has a first portion and a second portion, the first portion and the second portion are in the first dielectric layer and the second dielectric layer respectively, a first width of the first portion continuously increases in a direction from the second dielectric layer to the substrate, the first portion has a first end portion, and the first end portion faces the substrate; and a conductive line in the second dielectric layer and over the conductive via structure, wherein a second width of the first end portion is greater than a third width of the second portion, and the second width of the first end portion is less than a fourth width of the conductive line. 9. The semiconductor device structure as claimed in claim 8 , wherein the first portion further has a second end portion, the second end portion is adjacent to the second portion, and the second width of the first end portion is greater than a fifth width of the second end portion. 10. The semiconductor device structure as claimed in claim 8 , further comprising: an adhesive layer between the first dielectric layer and the second dielectric layer, wherein the conductive via structure further passes through the adhesive layer. 11. The semiconductor device structure as claimed in claim 10 , wherein the adhesive layer, the first dielectric layer, and the second dielectric layer are made of different materials. 12. The semiconductor device structure as claimed in claim 8 , wherein the first dielectric layer comprises silicon carbide or silicon nitride. 13. The semiconductor device structure as claimed in claim 8 , further comprising: a third dielectric layer between the substrate and the first dielectric layer; and a conductive structure in the third dielectric layer and under the conductive via structure, wherein the conductive structure is electrically connected to the conductive via structure. 14. A method for forming a semiconductor device structure, comprising: forming a first dielectric layer over a substrate; forming a second dielectric layer over the first dielectric layer, wherein the first dielectric layer and the second dielectric layer are made of different materials; forming a through hole in the first dielectric layer and a hole in the second dielectric layer, wherein the through hole is connected to the hole, the through hole has a first end opening and a second end opening, the first end opening faces the substrate, the second end opening faces the hole, a first width of the first end opening is greater than a second width of the second end opening; forming a conductive via structure in the through hole and the hole; before the formation of the conductive via structure, forming a trench in the second dielectric layer, wherein the trench is connected to the hole; and during the formation of the conductive via structure, forming a conductive line in the trench. 15. The method for forming a semiconductor device structure as claimed in claim 14 , wherein the formation of the through hole and the hole comprises: forming a mask layer over the second dielectric layer, wherein the mask layer has an opening exposing a first portion of the second dielectric layer; and performing a dry etching process to remove the first portion of the second dielectric layer and a second portion of the first dielectric layer below the first portion. 16. The method for forming a semiconductor device structure as claimed in claim 15 , wherein the dry etching process comprises a plasma etching process. 17. The method for forming a semiconductor device structure as claimed in claim 14 , wherein the first width of the first end opening is less than a third width of the trench.

Assignees

Inventors

Classifications

  • by chemical means · CPC title

  • by chemical means · CPC title

  • H10P50/73Primary

    using masks for insulating materials · CPC title

  • of multilayered thin functional dielectric layers · CPC title

  • using processes for implementing desired shapes or dispositions of the openings, e.g. double patterning · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9892957B2 cover?
A semiconductor device structure is provided. The semiconductor device structure includes a substrate and a first dielectric layer over the substrate. The semiconductor device structure includes a second dielectric layer over the first dielectric layer. The first dielectric layer and the second dielectric layer are made of different materials. The semiconductor device structure includes a condu…
Who is the assignee on this patent?
Taiwan Semiconductor Mfg Co Ltd, Taiwan Semiconductor Mfg Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10P50/73. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 13 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).