Fully integrated voltage regulators for multi-stack integrated circuit architectures
US-9229466-B2 · Jan 5, 2016 · US
US9881990B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9881990-B2 |
| Application number | US-201615169665-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 31, 2016 |
| Priority date | Dec 29, 2011 |
| Publication date | Jan 30, 2018 |
| Grant date | Jan 30, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A three-dimensional inductor is formed in an integrated circuit die using conductive through-body-vias which pass through the body of the die and contact one or more metal interconnect layers on the front side of the die and terminate on the back side of the die. In another embodiment, the through-body-vias may pass through a dielectric material disposed in a plug in the body of the die. In yet another aspect, a transformer may be formed by coupling multiple inductors formed using through-body-vias. In still another aspect, a three-dimensional inductor may include conductors formed of stacks of on chip metallization layers and conductive through-layer-vias disposed in insulation layers between metallization layers. Other embodiments are described.
Opening claim text (preview).
What is claimed is: 1. A system, comprising: a processor; a memory coupled to the processor; a video controller coupled to the processor and the memory; and a semiconductor die coupled to at least one of the processor, memory and video controller, the die having a body, a front side, a back side, and a first through-body-via-based inductor disposed in the die and having a first turn which includes first and second conductive through-body-vias passing through the body of the die from the front side of the die to the back side of the die, said first and second through-body-vias each having a front side end at the front side of the die and said first and second through-body-vias each having a back side end at the back side of the die; said first turn further including first and second stack conductors disposed on the front side of the die and coupled to the first and second through-body-vias, respectively, each stack conductor comprising: an interleaved stack of electrically conductive metal layers separated by insulation layers disposed at the front side of the die; and a plurality of conductive through-layer-vias in each insulation layer, each through-layer-via passing through an insulation layer and electrically coupling adjacent metal layers of the stack conductor. 2. The system of claim 1 wherein the first turn of the first inductor further includes a first series conductor disposed at one of the front side and the back side of the die and electrically coupling together ends of the first and second through-body-vias. 3. The system of claim 2 wherein the first inductor further has a second turn which includes third and fourth conductive through-body-vias passing through the body of the die from the front side of the die to the back side of the die, said third and fourth through-body-vias each having a front side end at the front side of the die and a back side end at the back side of the die, wherein the second turn further includes a second series conductor disposed at one of the front side and the back side of the die and electrically coupling together the third and fourth through-body-via conductors. 4. The system of claim 3 the first inductor further has a bridge conductor disposed at one of the front side and back side of the die and electrically coupling a through-body-via of the first turn and a through-body-via of the second turn in series. 5. The system of claim 4 wherein the die has a plurality of conductive metal layers deposited on the back side of the die which include a first conductive metal layer having a first thickness and a first resistance, and a second conductive metal layer having a second thickness at least several times thicker than the first thickness and a second resistance less than the first resistance and wherein the bridge conductor includes at least a portion of the second conductive metal layer. 6. The system of claim 3 further comprising: a transformer having a core in the die body, said transformer including said first through-body-via based inductor and including a second through-body-via-based inductor in the die having first and second turns, wherein the first and second turns of the first and second through-body-via-based inductors are interwound so that the first and second through-body-via-based inductors are inductively coupled together and share the core in the die body. 7. The system of claim 1 wherein the body of the die defines first and second through-body passageways passing through the body of the die from the front side of the die to the back side of the die; and wherein the first and second conductive through-body-vias comprise conductive metal deposited in said first and second through-body passageways and extending from the front side of the die to the back side of the die. 8. The system of claim 7 wherein the body of the die includes semiconductor material which forms the walls of the first and second through-body passageways, and wherein the body further has insulative liner material deposited in each through-body passageway and disposed between the conductive metal of each of the first and second conductive through-body-vias and the semiconductor material of the walls of the first and second through-body passageways. 9. The system of claim 7 wherein the body of the die has semiconductor material which defines a cavity, and a plug of insulative material disposed in the cavity of semiconductor material, and wherein the plug of insulative material defines at least a portion of the first and second through-body passageways passing through the plug of insulative material disposed in the body of the die; and wherein at least a portion of the first and second conductive through-body-vias comprise conductive metal deposited in said first and second through-body passageways in the plug of insulative material. 10. The system of claim 1 wherein the die has further has conductive metal layers deposited on the front side and deposited on the back side of the die, wherein each through-body-via extends to and is in electrical contact with at least one conductive metal layer of the front side and on the back side of the die. 11. The system of claim 1 further comprising: transistor devices at the front side of the die; a redistribution layer having an interconnection conductor coupled to the first inductor at the back side of the die; and an interconnection through-body via electrically coupled to the interconnection conductor and to at least one of said transistor devices on the front side of the die wherein the first inductor is electrically coupled to at least one of said transistor devices on the front side of the die. 12. The system of claim 1 further comprising: a transformer having a core, said transformer including said first through-body-via based inductor and a second through-body-via-based inductor in the die having a first turn, wherein the first turns of the first and second through-body-via-based inductors are inductively coupled so that the first and second through-body-via-based inductors in the die share the core. 13. The system of claim 1 wherein said system is a wireless communication system and said die has an integrated circuit die on the front side of the die which is adapted to perform functions in wireless communication.
connecting between multiple bond pads on a chip, e.g. daisy chain · CPC title
Inductive arrangements or effects of, or between, wiring layers · CPC title
the interconnections being through-semiconductor vias · CPC title
Interconnections within wafers or substrates, e.g. through-silicon vias [TSV] · CPC title
comprising etching via holes that stop on pads or on electrodes · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.