Detection of the authenticity of an electronic circuit or of a product containing such a circuit

US9870489B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9870489-B2
Application numberUS-201514970161-A
CountryUS
Kind codeB2
Filing dateDec 15, 2015
Priority dateJun 30, 2015
Publication dateJan 16, 2018
Grant dateJan 16, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of authenticating a slave device. The method includes initializing, by a host device, a charge retention circuit of the slave device, and receiving, by the host device, an indication of a discharge time of the charge retention circuit. The host device authenticates the slave device based on the received indication of the discharge time of the charge retention device.

First claim

Opening claim text (preview).

What is claimed is: 1. A method, comprising: initializing, by a host device, a charge retention circuit of a slave device, wherein initializing the charge retention circuit comprises switching off a power supply of the slave device; receiving, by the host device, an indication of a discharge time of the charge retention circuit; determining, by the host device, an authenticity of the slave device based on the received indication of the discharge time of the charge retention circuit; and controlling, by the host device, communication with the slave device based on the determined authenticity of the slave device, wherein the method includes: transmitting, by the host device to the slave device, a voltage representative of a charge level to be stored in the charge retention circuit; charging, by the slave device, of the charge retention circuit; switching off, by the host device, of the power supply of the slave device for a duration of time; measuring, by the slave device, a residual quantity of charge in the charge retention circuit at an expiration of the duration of time; transmitting, by the slave device to the host device, information representative of the residual quantity; and comparing, by the host device, said information with an expected value of said information. 2. The method of claim 1 wherein the host device compares information representative of time, generated by the charge retention circuit, with information indicative of an expected duration. 3. The method of claim 1 wherein a duration of time in which the power supply of the slave device is switched off is random. 4. The method of claim 1 , comprising: receiving, by the slave device, a value indicating to the slave device a no-response time-period; initializing of a time counter and switching off, by the host device, of the power supply of the slave device; switching on the power supply and periodically interrogating, by the host device, of the slave device until the slave device responds to an interrogation; determining, by the host device, an elapsed duration based on when the slave device responded to the interrogation; and comparing the determined elapsed duration with an expected duration. 5. The method of claim 4 , comprising transmitting, by the host device to the slave device, said value indicating the no-response time period. 6. The method of claim 4 , comprising transmitting, by a third device to the host device and the slave device, said value indicating the no-response time period. 7. A device, comprising: one or more memories; a slave-device interface; and circuitry, coupled to the slave-device interface, wherein the circuitry, in operation: initializes charge-retention circuits via the slave-device interface, wherein initializing a charge retention circuit of a slave device comprises switching off a power supply of the slave device associated with the charge-retention circuit for a duration of time; authenticates slave devices based on indications of discharge times of charge-retention circuits received via the slave-device interface; and controls communication with slave devices based on the authenticating of slave devices, wherein the circuitry, in operation: transmits, via the slave-device interface, a voltage representative of a charge level to be stored in the charge-retention circuit; and responds to receipt of an indication of a residual quantity of charges associated with the charge-retention circuit at an expiration of the duration of time by comparing said indication with an expected value. 8. The device of claim 7 wherein the circuitry, in operation, compares an indication of a discharge time with information indicative of an expected duration. 9. The device of claim 7 wherein the duration of time in which the power supply associated with the charge-retention circuit is switched off is random. 10. The device of claim 7 wherein the circuitry, in operation: initializes a time counter and switches off the power supply associated with a charge-retention circuit; switches on the power supply and periodically interrogates the slave device until the slave device responds to an interrogation; determines an elapsed duration based on when the slave device responds to the interrogation; and compares the determined elapsed duration with an expected duration. 11. The device of claim 10 wherein the circuitry, in operation, transmits via the slave-device interface, a value indicating a no-response time period. 12. The device of claim 10 wherein the circuitry, in operation, receives the value indicating the no-response period from a third device. 13. A device, comprising: a charge-retention circuit; an interface to couple to a host device; circuitry, which, in operation, responds to an initialization signal, by: initializing the charge-retention circuit, wherein the initializing signal switches off of a power supply associated with the charge-retention circuit; generating an indication of a discharge time of the charge-retention circuit; and controlling communication with the host device based on the determined indication, wherein the initialization signal comprises a voltage representative of a charge level to be stored in the charge-retention circuit, and the circuitry, in operation: charges the charge retention circuit; measures a residual quantity of charges in the charge-retention circuit at an expiration of a duration of time; and transmits, to the host device via the interface, information representative of the residual quantity to be compared with an expected value. 14. The device of claim 13 wherein the controlling communication with the host device comprises transmitting the indication to the host device via the interface. 15. The device of claim 13 wherein the initialization signal comprises a value indicative of a no-response time-period, and the circuitry, in operation, responds to the initialization signal by: charging the charge-retention circuit; ignoring interrogations received via the interface until a charge-level of the charge-retention circuit corresponds to an expiration of the no-response time-period. 16. A system, comprising: a host device having control circuitry; and a slave device having a charge-retention circuit, wherein the control circuitry of the host device, in operation: controls one or more signals to cause the slave device to initialize the charge-retention circuit, wherein initializing the charge retention circuit comprises switching off a power supply of the slave device; receives an indication of a discharge time of the charge-retention circuit; determines an authenticity of the slave device based on the received indication of the discharge time of the charge-retention circuit; and controls communications with the slave device based on the determined authenticity of the slave device, wherein the control circuitry of the host device, in operation: transmits to the slave device, a voltage representative of a charge level to be stored in the charge-retention circuit; switches off the power supply associated with the charge-retention circuit for a duration of time; and responds to receipt of an indication of a residual quantity of charges associated with the charge-retention circuit at an expiration of the duration of time by comparing said indication with an expected value. 17. The system of claim 16 wherein the host device is a printer and the slave device is a printer cartridge. 18. The system of claim 16 wherein the control circuitry, in operation, compares the in

Assignees

Inventors

Classifications

  • G06F21/85Primary

    interconnection devices, e.g. bus-connected or in-line devices · CPC title

  • by operating on the power supply, e.g. enabling or disabling power-on, sleep or resume operations · CPC title

  • Electric analogue stores, e.g. for storing instantaneous values · CPC title

  • G06F21/73Primary

    by creating or determining hardware identification, e.g. serial numbers · CPC title

  • G06F13/385Primary

    for adaptation of a particular data processing system to different peripheral devices · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9870489B2 cover?
A method of authenticating a slave device. The method includes initializing, by a host device, a charge retention circuit of the slave device, and receiving, by the host device, an indication of a discharge time of the charge retention circuit. The host device authenticates the slave device based on the received indication of the discharge time of the charge retention device.
Who is the assignee on this patent?
Proton World Int Nv, Stmicroelectronics Rousset
What technology area does this patent fall under?
Primary CPC classification G06F21/85. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jan 16 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).